

Diode-Footed Domino: A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style

Hamid Mahmoodi-Meimand, *Student Member, IEEE*, and Kaushik Roy, *Fellow, IEEE*

Abstract—A leakage-tolerant design technique for high fan-in dynamic logic circuits is presented. An NMOS transistor with gate and drain terminals tied together (diode) is added in series with the evaluation network of standard domino circuits. Due to the stacking effect, the leakage of the evaluation path significantly decreases, thereby improving the robustness of the circuit against deep-submicron subthreshold leakage and input noise. To improve the speed of the circuit, a current mirror is also employed in the evaluation network to increase the evaluation current. The proposed technique (diode-footed domino) exhibits considerable improvement in leakage and noise immunity as compared to the standard domino circuits. Simulation results of wide fan-in gates designed using Berkeley Predictive Technology Models of 70-nm technology demonstrate at least $1.9\times$ noise-immunity improvement at the same delay compared to the standard domino circuits. Dynamic comparators and multiplexers are designed using the diode-footed domino and conventional techniques to demonstrate the effectiveness of the proposed scheme in improving leakage-tolerance and performance of high fan-in circuits.

Index Terms—Delay, diode-footed domino, domino logic, dynamic logic, keeper, leakage tolerance, noise immunity, power consumption, robustness, technology scaling, threshold voltage.

I. INTRODUCTION

DOMINO CIRCUITS are widely used in high-speed applications for the implementation of high fan-in circuits [1]. However, domino circuits are vulnerable to noise. The noise sensitivity of domino circuits is due to their low switching threshold voltage, which is equal to the threshold voltage of NMOS devices in the evaluation network. The substantial increase in deep-submicron noise with technology scaling severely impacts the usefulness of domino circuits [1]–[3]. With technology scaling, the supply voltage is scaled down to decrease the power consumption. In order to improve performance, the transistor threshold voltage has to be commensurately scaled to maintain a high drive current. However, the threshold voltage scaling results in the substantial increase of the subthreshold leakage current [4], [5]. The main source of noise in deep-submicron circuits is mainly due to the high leakage current, crosstalk noise, supply noise, and charge-sharing [3]. As the technology scales down, the leakage of the evaluation transistors exponentially increases due to lower threshold voltage, while the noise at the input of the evaluation transistors may increase due to increased crosstalk

[3]. Moreover, the supply voltage and capacitance of dynamic (precharge) nodes scales down, reducing the amount of charge stored on the dynamic nodes. Due to all these concurrent factors, the noise immunity of domino gates substantially decreases with technology scaling. Since the leakage current is proportional to the fan-in of domino OR gates, the noise immunity also decreases with fan-in increase.

Leakage and noise tolerance are of major concern for wide domino OR gates because the evaluation transistors are all in parallel, leaking charge from the precharge node [6], [7]. Fig. 1 shows the standard domino schemes for wide OR gates, where the first scheme [Fig. 1(a)] uses a footer transistor, and the second scheme [Fig. 1(b)] is a footless domino gate [7]. In a cascaded chain of domino gates, footless topology is preferred for very-high-performance designs [1]. The static inverter is skewed for fast low-to-high transition to improve performance [8].

Conventionally, the robustness of standard domino circuits can be improved by upsizing the keeper transistor [1]. The keeper ratio (K) is defined as the ratio of the current drivability of the keeper transistor to that of the evaluation transistor

$$K = \frac{\mu_p \left(\frac{W}{L}\right)_{\text{keeper transistor}}}{\mu_n \left(\frac{W}{L}\right)_{\text{evaluation transistor}}} \quad (1)$$

where μ_n and μ_p are the mobilities of electrons and holes in a given technology, respectively. The keeper ratio provides a way to trade off robustness and performance in standard domino gates. As the size of the keeper transistor increases, the noise immunity increases; however, the performance degrades, and the power consumption increases. Therefore, keeper upsizing may not be a viable solution for high leakage and noise-immunity problem in scaled domino circuits [2].

A recently proposed leakage-tolerant technique, the conditional-keeper domino [9], as shown in Fig. 2, employs two keeper transistors. Transistor K1 is a small keeper that is ON as long as the precharge node is charged. The other keeper K2 is initially OFF at the onset of the evaluation phase. Then, if the precharge node remains high for a predetermined amount of time of the delay (T_{keeper}), the output of the NAND gate goes low and turns on the larger keeper K2, strongly keeping the precharge node at high for the rest of the evaluation period. The leakage tolerance can be improved by decreasing the T_{keeper} delay. However, improving the leakage tolerance using this technique is limited, since there is a limit on decreasing the T_{keeper} . The reduction of T_{keeper} by increasing the size of the inverters in the delay element significantly increases the power consumption, since the inverters are directly connected

Manuscript received December 16, 2002, 2003; revised July 14, 2003. This paper was recommended by Associate Editor Y. Ismail.

The authors are with the School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: mahmoodi@ecn.purdue.edu; kaushik@ecn.purdue.edu).

Digital Object Identifier 10.1109/TCSI.2004.823665




Fig. 1. Wide OR gates in standard domino. (a) Footed domino. (b) Footless domino.




Fig. 2. Wide domino OR gate using conditional-keeper technique [9].

to the clock and the clock switches every cycle. Moreover, the sensitivity of the delay of the inverters to process variations makes the circuit performance and robustness unpredictable.

We propose a new circuit technique, the diode-footed domino, to make the domino circuits more robust, leakage tolerant, and scalable—without considerable performance degradation or power consumption increase. This technique uses a relatively small keeper transistor, but increases the leakage immunity by a footer transistor in a diode configuration, and improves performance by employing a current mirror technique in the evaluation network.

The remainder of the paper is organized as follows. In Section II, the noise-immunity metric for our experiments is explained. The diode-footed domino circuit technique appears in Section III. Section IV includes simulation results and comparisons. Two design examples, comparator and multiplexer (MUX), based on conventional and proposed techniques are given in Section V. Finally, Section VI draws the conclusion.

II. NOISE (LEAKAGE) IMMUNITY METRIC

For robustness measurement, identical noise pulses are applied to all inputs in the evaluation phase, and the amplitude of the noise at the output of the static inverter (OUT in Fig. 1) is measured as shown in Fig. 3. In this measurement, the duration of the input noise pulse is kept constant at 30 ps (typ-

ical gate delay at 70-nm technology) and the amplitude of the output noise is observed for different amplitudes of the input noise. The metric we use for leakage and noise robustness comparison is the unity noise gain (UNG), defined as the amplitude of the input noise that causes the same amplitude of noise at the output [7]

$$\text{UNG} = \{V_{\text{noise}}; V_{\text{noise}} = V_{\text{out}}\}. \quad (2)$$

We use a pulse noise to simulate cross-talk type of noise at the input. The effective noise depends on both the amplitude and duration of the noise pulse. The input noise level can be increased by increasing either the noise pulse duration or amplitude. In our experiments, we change the input noise level by changing its amplitude.

III. DIODE-FOOTED DOMINO

We modify the domino circuit by adding an NMOS transistor in a diode configuration (gate and drain terminals connected together) in series with the evaluation network, as illustrated in Fig. 4 for an example of the wide OR gate. The diode footer (transistor M1) decreases the subthreshold leakage due to a phenomenon called the stacking effect [10]. Due to the leakage of the evaluation transistors, there is some voltage drop established across the diode footer (transistor M1) in the evaluation phase.




Fig. 3. Noise-immunity measurement for domino gates.




Fig. 4. Wide OR gate using diode-footed domino technique.

This voltage drop makes the gate-to-source voltage (V_{gs}) of the OFF evaluation transistors negative, causing an exponential reduction in the subthreshold leakage. Moreover, the voltage-drop across the diode increases the body effect of the evaluation transistors, which also helps in the subthreshold leakage reduction [10]. On the other hand, the diode footer increases the switching threshold voltage of the gate by the threshold of NMOS devices,

and hence, the new gate switching threshold voltage is about $2V_{tn}$. The higher gate switching voltage results in a better noise immunity, however, at the expense of performance degradation. The reason for performance degradation is that the diode footer decreases the evaluation current. To increase the performance, the mirror transistor (M2 in Fig. 4) is used to mirror the evaluation current and drain it from the precharge node (N_{dyn}). Therefore, the total evaluation current is equal to the evaluation current through the evaluation network plus the mirrored evaluation current. The mirror ratio (M) is defined as the ratio of the current drivability of the mirror transistor to that of the diode footer:

$$M = \frac{\left(\frac{W}{L}\right)_{\text{mirror transistor}}}{\left(\frac{W}{L}\right)_{\text{diode footer}}} \tag{3}$$

Transistor M3 is ON during the precharge phase when the clock is low, and turns off the mirror transistor (M2) to prevent any possible short-circuit current through M2 during the precharge phase. Transistor M4 is driven by the output to pull down the footer node (N_{foot}) and the precharge node to zero, if the output goes high in the evaluation phase. This feedback prevents any short-circuit power consumption in the static inverter in the evaluation phase. Due to the considerable reduction in the leakage of the evaluation network, a very small keeper size suffices. By increasing the mirror ratio, the performance can




Fig. 5. Simulated waveforms of the diode-footed domino.

be increased. However, this is at the expense of lower robustness, since the mirror transistor also drains some leakage from the precharge node. Hence, the mirror ratio provides a way to trade off robustness and performance. Keeper upsizing in standard domino has the same effect as mirror downsizing in the diode-footed domino.

Fig. 5 shows the simulated waveforms of the circuit. The waveforms are obtained by HSPICE simulations of the 8-input OR gate in the worst case I_{off} corner of the 70-nm Berkeley Predictive Technology Models (BPTM) [11] at 110 °C and 1-V supply voltage.

IV. SIMULATION RESULTS AND COMPARISONS

The dynamic OR gates based on the standard footless domino [Fig. 1(b)], conditional-keeper domino (Fig. 2), and the diode-footed domino (Fig. 4) having fan-ins of 8, 16, and 32 are simulated using HSPICE in the worst case I_{off} corner of the 70-nm predictive technology at 1 V and 110°C. In the standard footless domino gates, the keeper ratio [K , defined in (1)] is increased from 0.1 to 1 in order to extract different data points for delay, UNG, and power consumption. A similar experiment is performed for the diode-footed domino gates by increasing

the mirror ratio [M defined in (3)] from 0.1 to 1. In the conditional-keeper gates, the small keeper ($K1$ in Fig. 2) is selected to be a minimum-sized transistor which corresponds to a keeper ratio of 0.1 in our design. For the large keeper ($K2$ in Fig. 2), two different keeper ratios of 0.4 and 0.9 are used. These two designs of conditional-keeper gates are specified with $K2 = 0.4$ and $K2 = 0.9$ on the figures that are presented in this section. In the conditional-keeper designs, the trade-off between performance and UNG is established by decreasing the delay of the delay element (T_{keeper} in Fig. 2) by upsizing its inverters. For performance measurement, the delay from input IN_0 to OUT is measured in the evaluation phase while all other inputs remain in the zero state. Power consumption is also measured when one input goes high and discharges the precharge node in every evaluation phase.

Fig. 6 shows UNG delay curves for the wide dynamic OR gates. As expected, the diode-footed gates show significantly higher noise immunity compared to the standard and conditional-keeper domino gates. It is also evident from Fig. 6 that the effectiveness of the conventional keeper upsizing method is limited in terms of UNG improvement, especially for higher fan-ins, and results in considerable performance degradation. Moreover, for each fan-in, if the UNG is required to be larger than a certain amount, the diode-footed technique




Fig. 6. UNG-delay curves for wide dynamic OR gates.

TABLE I
 UNG COMPARISON UNDER SAME DELAY (UNG NUMBERS ARE NORMALIZED TO $V_{dd} = 1$ V)

Fan-in	UNG of standard domino	UNG of conditional-keeper domino	UNG of diode-footed domino	UNG improvement compared to standard domino	UNG improvement compared to conditional-keeper domino
8	0.18	0.24	0.345	1.9X	1.4X
16	0.12	0.16	0.357	2.9X	2.2X
32	0.07	0.1	0.410	5.8X	4.1X

exhibits better performance. For example, it can be observed in Fig. 6 that if the required normalized UNG for an 8-input domino OR gate is required to be greater than 0.18, then, the diode-footed implementation shows better performance and robustness compared to the standard domino design. Similarly, if the required normalized UNG is required to be greater than 0.24, the 8-input diode-footed gate shows better performance and robustness compared to its conditional-keeper counterpart. For 16- and 32-input OR gates, the diode-footed implementations show better performance compared to the standard (conditional-keeper) domino designs, if the normalized UNGs are required to be greater than 0.12 (0.16) and 0.07 (0.1), respectively. In the standard and conditional-keeper domino gates, the UNG considerably drops with fan-in increase; however, the UNG does not drop with fan-in increase in the case of the diode-footed domino. This is due to the fact that the voltage-drop across the diode-footed transistor ($M1$ in Fig. 4) increases with fan-in increase, causing higher gate switching voltage. Higher gate switching voltage improves noise immunity. We compare the noise immunity of the different techniques under same delay (iso-delay UNG). For the diode-footed design, the minimum delay point (the end point of the UNG delay curves in Fig. 6) is selected and the UNG of that point is compared with the UNG of the corresponding

standard and conditional-keeper domino designs at the same delay. Numerical results for UNGs under iso-delay condition are shown in Table I. The results exhibit the superior noise immunity of the diode-footed domino. The noise-immunity improvement is significantly higher for higher fan-in gates. This implies that the diode-footed technique is more effective for high fan-in gates in terms of performance and UNG improvement. The higher the fan-in is or the higher the required robustness is, the more performance improvement is achieved by the diode-footed technique. The required UNG depends on technology and surrounding circuits of the domino gates.

Another deficiency of the keeper upsizing method in the standard domino is that UNG increase by keeper upsizing is at the expense of more power consumption. Keeper upsizing has two negative effects on power consumption: first, it increases the capacitive load on the dynamic and output nodes, which results in more switching power consumption; and second, it increases the contention between the keeper and the evaluation transistors at the beginning of the evaluation phase, which results in more short-circuit power consumption. The UNG increase by decreasing T_{keeper} in the conditional-keeper domino is also at the expense of more power consumption. The reduction of T_{keeper} by increasing the size of the inverters in the delay element significantly increases the power consumption,




Fig. 7. Power consumption versus UNG for 32-input standard, conditional-keeper, and diode-footed domino OR gates.




Fig. 8. High fan-in dynamic comparator based on standard domino.

since the inverters are directly connected to the clock which switches every cycle. The diode-footed domino requires a smaller keeper; therefore, the contention and short-circuit power consumption in the evaluation phase is reduced. The power savings can mitigate the power overhead incurred by the extra transistors required in the diode-footed technique. Fig. 7 shows the power consumption of the 32-input standard, conditional-keeper, and diode-footed domino OR gates as keeper ratio T_{keeper} , and mirror ratio, respectively, are varied for achieving higher UNGs. As observed from Fig. 7, the power consumption of the standard and conditional-keeper domino gates significantly increases as the keeper ratio increases and T_{keeper} decreases, respectively. However, the power consumption of the diode-footed domino gate does not change much with the mirror ratio and is comparable to the power of the standard domino gate with a small keeper size.

V. DESIGN EXAMPLES

To demonstrate the effectiveness of the diode-footed technique, we have employed it in the design of a high fan-in comparator and a high fan-in MUX. These designs are described and compared with their conventional counterparts in this section.

A. High Fan-in Comparator

Fig. 8 shows the schematic of a high fan-in (16-input) dynamic comparator based on standard domino. In the precharge

phase, all inputs go low and the precharge node is precharged high and the output goes low. In the evaluation phase when the clock is high, inputs are applied to the gate. If all the corresponding bits of A and B inputs are equivalent, there is no discharging path for the precharge node. However, if A and B inputs differ in any bit position, a conduction path from the precharge node to the ground is established, discharging the dynamic and causing the output to go high. Fig. 9 shows the implementation of the dynamic comparator using the diode-footed technique.

The worst case scenario for delay is when inputs A and B are different in only a single-bit position. In this case, only one of the evaluation branches conducts and discharges the precharge node. The worst case scenario for noise at the inputs is the case where all the inputs are low and receive the same noise in the evaluation phase. In the standard domino comparator, the keeper transistor is upsized from a keeper ratio of 1 to 2 in order to achieve different data points for delay and noise immunity. The keeper ratio is here defined as the ratio of the current drivability of the keeper transistor to that of one of the evaluation branches. The standard domino comparator fails to operate for smaller keeper sizes because of high leakage in scaled technologies (70 nm). In the diode-footed comparator, the keeper transistor is of minimum size and the size of the mirror transistor is varied from the minimum size to a size five times larger to achieve different data points for delay and noise immunity. Fig. 10 shows the




Fig. 9. High fan-in diode-footed comparator.




Fig. 10. UNG delay curves for dynamic comparators.

results of this experiment in the worst case I_{off} corner of the 70-nm predictive technology at 1 V and 110°C. As observed from Fig. 10, the UNG of the diode-footed design is considerably larger than that of the standard domino design, and the delay of the diode-footed design is comparable to the best delay of the standard domino design.

B. High Fan-in MUX

High fan-in dynamic MUXs are commonly used in register files for implementation of bit-lines [12]. In register files, because of the fairly small size of the memory, the bit-lines are implemented using wide domino MUX gates as shown in Fig. 11. The row-select (RS) signals, provided by an address decoder, are applied to the top transistors in the evaluation network. The bottom transistors are connected to the memory cells. In the evaluation phase, one of the RS signals goes high and allows the corresponding memory cell to evaluate the precharged bit line. Several dynamic bit lines can be combined to a single output by




Fig. 11. Standard domino MUX in local bitline of register file [12].

static NAND gates as shown in Fig. 11. In this circuit, the excessive leakage of the evaluation network can cause logic failure during the read operation.

A method proposed in [12] to improve the leakage-immunity of register file bit-lines is pseudostatic bit-line, shown in Fig. 12. In this technique, memory cells control the top transistors in the evaluation network through static NOR gates. The other inputs of the static NOR gates are connected to the intermediate nodes of




Fig. 12. Pseudostatic MUX in register file bitline [12].




Fig. 13. Diode-footed MUX in register file bitline.




Fig. 14. UNG delay curves for dynamic MUXs.

the evaluation branches, which are charged high by the PMOS pull-up transistors controlled by the RS signals. Therefore, if RS is low, the gate-to-source voltage (V_{gs}) of the corresponding top NMOS transistor of the evaluation branch becomes $-V_{dd}$ (negative supply voltage), and thereby considerably reducing sub-threshold leakage. However, the technique exhibits considerable

increase in transistor count and delay penalty due to the use of many static NOR gates. The diode-footed techniques can be applied to the register file bit-line MUX as shown in the Fig. 13.

The worst scenario for noise at the inputs is the case when all the inputs from memory cells are high, and all the RS signals are low and receive same noise in the evaluation phase. In the

standard domino MUX, the keeper transistor is upsized from a keeper ratio of 1 to 2 in order to achieve different data points for delay and noise immunity. The keeper ratio is here defined as the ratio of the current drivability of the keeper transistor to that of one of the evaluation branches. The standard domino MUX fails to operate for smaller keeper sizes because of high subthreshold leakage in the 70-nm technology. In the pseudostatic MUX, the keeper transistor is upsized from a keeper ratio of 0.1 to 1 in order to achieve different data points for delay and noise immunity. In the diode-footed MUX, the keeper transistor is sized for a keeper ratio of 0.5 and the size of the mirror transistor is varied from minimum size to a size five times larger to achieve different data points for delay and noise immunity. Fig. 14 shows the results of this experiment in the worst case I_{off} corner of the 70-nm predictive technology at 1 V and 110 °C. As observed from Fig. 14, the UNG of the diode-footed design is larger than that of the standard domino design, and the diode-footed design shows the best delay among all the designs. The pseudostatic implementation has the highest UNG, but its delay is larger than the diode-footed design.

VI. CONCLUSION

The basic way to trade off robustness and performance in conventional domino circuits is keeper upsizing. However, such a trade-off is no longer viable for future deep-submicron technologies since large keeper transistors have a severe impact on performance and power consumption in high fan-in domino gates. We proposed the diode-footed domino circuit design style and demonstrated that the technique is leakage-tolerant, achieves high-performance and low power compared to the conventional domino styles, and is suitable for scaled CMOS technologies.

ACKNOWLEDGMENT

The authors would like to thank J.-J. Kim and T. Cakici for the many helpful discussions.

REFERENCES

- [1] P. Gronowski, "Issues in dynamic logic design," in *Design of High-Performance Microprocessor Circuits*, A. Chandrakasan, W. J. Bowhill, and F. Fox, Eds. Piscataway, NJ: IEEE Press, 2001, ch. 8, pp. 140–157.
- [2] M. Anders, R. Krishnamurthy, R. Spotten, and K. Soumyanath, "Robustness of sub-70 nm dynamic circuits: Analytical techniques and scaling trends," in *Proc. Symp. VLSI Circuit*, June 2001, pp. 23–24.
- [3] R. Kumar. (2001) Interconnect and noise immunity design for the Pentium 4 processor. *Intel Technol. J.* [Online], vol. (5Q1). Available: http://www.intel.com.technology/itj/ql2001/articles/art_5.htm
- [4] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current in deep-submicron CMOS circuits," *J. Circuits, Syst. Comput.*, vol. 11, no. 6, pp. 575–600, 2002.
- [5] V. De and S. Borkar, "Technology and design challenges for low power and high performance," in *Proc. Int. Symp. Low Power Electronics and Design*, Aug. 1999, pp. 163–168.

- [6] J.-J. Kim and K. Roy, "A leakage tolerant high fan-in dynamic circuit design technique," in *Proc. 27th Eur. Solid-State Circuit Conf.*, Sept. 2001, pp. 324–327.
- [7] L. Wang, R. Krishnamurthy, K. Soumyanath, and N. Shanbhag, "An energy-efficient leakage-tolerant dynamic circuit technique," in *Proc. Int. ASIC/SOC Conf.*, Sept. 2000, pp. 221–225.
- [8] A. Solomatnikov, D. Somasekhar, K. Roy, and C.-K. Koh, "Skewed CMOS: Noise-immune high-performance low-power static circuit family," in *Proc. Int. Conf. Computer Design*, 2000, pp. 241–246.
- [9] A. Alvandpour, R. K. Krishnamurthy, K. Soumyanath, and S. Y. Borkar, "A sub-130-nm conditional-keeper technique," *IEEE J. Solid-State Circuits*, vol. 37, pp. 633–638, May 2002.
- [10] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits," *Proc. IEEE*, vol. 91, pp. 305–327, Feb. 2003.
- [11] Berkeley Predictive Technology Model. Univ. Berkeley, Berkeley, CA. [Online]. Available: <http://www-device.eecs.berkeley.edu/~ptm>
- [12] R. K. Krishnamurthy, A. Alvandpour, G. Balamurugan, N. R. Shanbhag, K. Soumyanath, and S. Y. Borkar, "A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file," *IEEE J. Solid-State Circuits*, vol. 37, pp. 624–632, May 2002.



Hamid Mahmoodi-Meimand (S'02) received the B.S. degree in electrical engineering from the Iran University of Science and Technology, Tehran, Iran, in 1998, and the M.S. degree in electrical engineering from the University of Tehran, Tehran, Iran, in 2000. He is working toward the Ph.D. degree in electrical engineering at Purdue University, West Lafayette, IN.

His research interests include low-power, high-performance, and robust circuit design for deep-submicron CMOS technologies.



Kaushik Roy (S'83–M'89–SM'95–F'02) received the B.Tech. degree in electronics and electrical communications engineering from the Indian Institute of Technology, Kharagpur, India, in 1983, and the Ph.D. degree from in electrical and computer engineering from the University of Illinois at Urbana-Champaign, in 1990.

He was with the Semiconductor Process and Design Center of Texas Instruments, Dallas, TX, where he worked on field-programmable-gate-array architecture development and low-power circuit design.

He joined the Electrical and Computer Engineering Faculty, Purdue University, West Lafayette, IN, in 1993, where he is currently a Professor. His research interests include VLSI design/CAD with particular emphasis on low-power electronics for portable computing and wireless communications, VLSI testing and verification, and reconfigurable computing. He has published more than 200 papers in refereed journals and conferences, holds five patents, and is a coauthor of the book *Low Power CMOS VLSI Design* (New York: Wiley, 1998).

Dr. Roy received the National Science Foundation Career Development Award in 1995, the IBM Faculty Partnership award, the ATT/Lucent Foundation Award, the Best Paper Awards at the 1997 International Test Conference and 2000 International Symposium on Quality of Integrated Circuit Design, and is currently a Purdue University Faculty Scholar Professor. He is on the Editorial Board of the IEEE DESIGN AND TEST OF COMPUTERS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II, and IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS. He was Guest Editor for the Special Issues on Low-Power VLSI in IEEE DESIGN AND TEST OF COMPUTERS in 1994, and in IEEE TRANSACTIONS ON VLSI SYSTEMS in June 2000.