

# A Novel High-Performance and Robust Sense Amplifier Using Independent Gate Control in Sub-50-nm Double-Gate MOSFET

Saibal Mukhopadhyay, *Student Member, IEEE*, Hamid Mahmoodi, *Member, IEEE*, and Kaushik Roy, *Fellow, IEEE*

**Abstract**—Double-gate (DG) transistor has emerged as one of the most promising devices for nano-scale circuit design. In this paper, we propose a high-performance and robust sense-amplifier design using independent gate control in symmetric and asymmetric DG devices for sub-50-nm technologies. The proposed sense amplifier has better performance (30%–35% less sensing delay) and robustness (60%–80% less minimum input bit-differential for correct operation considering 10% worst case silicon thickness mismatch) compared to the connected gate design. Hence, the proposed design successfully demonstrates the benefit of using independent gate control in DG devices for efficient circuit design in sub-50-nm regime.

**Index Terms**—Double-gate (DG) device, independent gate operation, performance, robustness, sense-amplifiers.

## I. INTRODUCTION

**D**UE to better short-channel effect control, lower leakage current, and higher “on” current, double-gate (DG) devices (Fig. 1) have emerged as a very promising candidate for circuit design in the sub-50-nm regime [1]–[5]. DG devices can have front and back gates connected (ConnGateDG) or independent control of the front and the back gates (IndGateDG) [6], [7]. The connected gate DG devices can directly translate the circuits designed in single-gate technology (e.g., bulk-CMOS) to DG technologies. However, the Directly Translated circuit (DirTrans) style does not utilize the possibility of independent control of front and back gates [6], [7]. The independent gate control is a unique property of the DG circuits, which is very attractive for circuit design. Independent gate control can be used for dynamic  $V_t$  operations [6]–[8]. Application of independent input signals to the two gates can also improve the power and performance of logic/memory circuits [9]–[12].

Designing high-performance and robust sense amplifiers are extremely important for designing SRAM [14]. The voltage mode sense amplifiers are widely used in SRAM design [13]–[15]. In this paper we propose an independent gate sense amplifier (IGSA), where separate control of the front and the




Fig. 1. Structures of DG devices. ( $L_{eff}$  = physical gate length,  $L_{gate}$  = drawn gate length,  $T_{si}$  = silicon thickness,  $T_{oxF}$  = front oxide thickness,  $T_{oxB}$  = back oxide thickness).

back gate is used to improve the performance and robustness of the voltage mode sense amplifiers. DG devices of 50-nm channel length (designed following ITRS guideline [16]) are used to implement and simulate (in device simulator MEDICI [17]) the proposed circuit. It was observed that, IGSA results in 30%–35% reduction in the sensing delay compared to connected gate design. Moreover, the proposed design also showed better robustness against device mismatch. Hence, the proposed IGSA successfully demonstrates the advantage of using independent gate control in DG devices for circuit design in sub-50-nm regime.

## II. DEVICE CHARACTERISTICS

The DG devices can be designed in different structures, namely: 1) symmetric device with same gate material (e.g., near-midgap metals) and oxide thickness for the front and back gate (SymDG) [3], [4]; 2) asymmetric device with different front and back oxide thickness (AsymOxDG) [5]; and 3) asymmetric device with materials of different workfunction (e.g.,  $n+$  poly and  $p+$  poly) in the front and the back gate (AsymWfDG) [4]. In this work, we designed symmetric and asymmetric devices (both *AsymOxDG* and *AsymWfDG*) with 50-nm gate length ( $L_{gate} = 50$  nm,  $L_{eff} = 35$  nm,  $T_{oxF} = T_{oxB} = 2.5$  nm,  $T_{si} = 10$  nm) in the device simulator MEDICI [17] following the ITRS guidelines [16]. MEDICI is used to perform device and circuit simulations. The quantum correction models were included in the simulation. Fig. 2 and Table I show the characteristics of the designed devices (designed for equal “off” current).

Manuscript received December 16, 2004; revised July 11, 2005. This work was supported in part by the Semiconductor Research Corporation under Grant 1078.001, by IBM, and by Intel Corporation.

S. Mukhopadhyay and K. Roy are with the Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47906 USA (e-mail: sm@ecn.purdue.edu).

H. Mahmoodi was with the Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47906 USA. He is now with the School of Engineering, San Francisco State University, San Francisco, CA 94132 USA.

Digital Object Identifier 10.1109/TVLSI.2005.863743




Fig. 2.  $I_d$ - $V_{gs}$  characteristics of the SymDG nMOS devices.

TABLE I  
CHARACTERISTICS OF THE DEVICES

	$I_{ON}$ ( $\mu\text{A}/\mu\text{m}$ )	$I_{OFF}$ ( $\text{nA}/\mu\text{m}$ )	Subth. Slope ( $\text{mV}/\text{decade}$ )	DIBL <sup>+</sup> ( $\text{mV}/\text{V}$ )
SymDG	1100	23.4	74	37
AsymOxDG ( $T_{oxB}=2T_{oxF}$ )	880	23.0	82	61
AsymWfDG ( $\Delta\Phi_{MBF}=1.1\text{eV}$ )	910	23.2	77	44

+DIBL is defined as the change in  $V_t$  due to 1V change in  $V_{DS}$ , where,  $V_t$  is defined as the gate voltage for which  $I_D = 1\mu\text{A}/\mu\text{m}$ .

Let us now qualitatively discuss (using simple long-channel transistor theory) different aspects of the independent gate operation of DG devices. The long-channel threshold voltage at the front gate ( $V_{tF}$ ) of a DGMOS is given by [18]

$$V_{tF} = \Delta\Phi_{MF} + 2\phi_F + \gamma_F [2\phi_F + \Delta\Phi_{MB} - V_{Back}] \quad (1)$$

where  $\Phi_F$  is the Fermi potential and  $V_{Back}$  is the back gate bias;  $\Delta\Phi_{MF}$  and  $\Delta\Phi_{MB}$  are the work-function difference at the front and back gate, respectively;  $\gamma_F (= 3T_{oxF}/(3T_{oxB} + T_{Si}))$  is sensitivity of  $V_{tF}$  to the back gate bias. From (1), it can be observed that, increasing the back gate bias reduces  $V_{tF}$ , thereby increasing its “ON” current ( $I_{ON}$ ). It has been discussed in [18] that, for devices with thick  $T_{Si}$ , back gate bias does not impact  $V_{tF}$  after inversion. However, with thin  $T_{Si}$ , due to volume inversion, the back gate bias can impact the  $V_{tF}$  even after inversion [20]–[26]. In this work, since we are using a very thin  $T_{Si}$ , we have assumed  $V_{tF}$  depends on  $V_{back}$  at all regions of operations. We also assumed that  $V_{back}$  in (1) is same as the voltage applied at the back gate. These assumptions, although not truly physical, simplify the qualitative understanding of the independent gate operation.

It should also be noted that in case of *AsymOxDG* the capacitance in the back gate is less compared to the front gate ( $T_{oxB} > T_{oxF} \Rightarrow C_{oxF} > C_{oxB}$ ). On the other hand, for *AsymWfDG* the  $V_t$  of the back gate is higher than that of the front gate (since,  $\Delta\Phi_{MB} > \Delta\Phi_{MF}$ , e.g., with  $n+$  poly front and  $p+$  poly back gate  $\Delta\Phi_{MB} = Eg/2$ ,  $\Delta\Phi_{MF} = -Eg/2$ ).

The total inversion charge ( $Q_{inv}$ ) in a DG device is contributed by the front ( $Q_{invF}$ ) and the back ( $Q_{invB}$ ) gates and is given by [19]

$$\begin{aligned} Q_{invF} &\approx C_{oxF}(V_{Front} - V_{tF}) \\ Q_{invB} &\approx C_{oxB}(V_{Back} - V_{tB}) \\ Q_{inv} &= Q_{invF} + Q_{invB}. \end{aligned} \quad (2)$$

The “ON” current of the transistor is proportional to the inversion charge [19]. Using the above discussion, let us now analyze the effect of  $V_{Back}$  on the drain current under the conditions  $V_{Front} = V_{DD}$  and  $V_{Front} = 0$ .

*Case-1: Current Difference Between Two Identical Transistors With a Difference in the Back Gate Bias:* A reduction of  $V_{Back}$  from  $V_{DD}$  reduces the inversion charge and hence the drain current [6], [7] as

$$\begin{aligned} \Delta I_{ON} &= I_{ON}(V_{Front} = V_{Back} = V_{DD}) \\ &\quad - I_{ON}(V_{Front} = V_{DD}, V_{Back}) \\ \Delta I_{ON} &\propto (\gamma_F C_{oxF} + C_{oxB})(V_{DD} - V_{Back}). \end{aligned} \quad (3)$$

MEDICI simulations of SymDG and AsymDG devices, shows that  $\Delta I_{ON}$  increases with an increase in  $\Delta V_{Back}$  which verifies the trend predicted by (3) (Fig. 3). The above analysis shows that, a change in the back gate bias produces a current difference between two identical transistors both with their front gate at  $V_{DD}$ . Moreover,  $\Delta I_{ON}$  at a given  $\Delta V_{Back}$  reduces with a thicker back oxide (higher  $T_{oxB}$ ) as




$$\Delta I_{ON} \propto \varepsilon_{ox} \left( \frac{3}{3T_{oxB} + T_{Si}} + \frac{1}{T_{oxB}} \right) \Delta V_{Back}. \quad (4)$$

Hence, the value of  $\Delta I_{ON}$  at a particular  $\Delta V_{Back}$  is maximum for symmetric devices. MEDICI simulation results for *AsymOxDG* devices with different  $T_{oxB}$  verify the trend predicted by (4). Moreover, (4) also predicts that  $\Delta I_{ON}$  (at a given  $\Delta V_{Back}$ ) is a weak function  $\Delta\Phi_{MFB}$  for *AsymWfDG* devices, which is verified by MEDICI simulations as shown in Fig. 3(b). From (1)–(3) we can further observe that, increasing  $T_{oxB}$  (lower capacitance and higher  $V_t$ ) in *AsymOxDG* reduces the “ON” current (i.e., drain current at  $V_{Front} = V_{Back} = V_{DD}$ ) [Fig. 4(a)]. Similarly, increasing  $\Delta\Phi_{MBF}$  in *AsymWfDG* increases  $V_t$  of the back gate, thereby reducing the “ON” current (lower  $Q_{invB}$ ) as shown in Fig. 4(b).

*Case-2: Drain Current of a Transistor With Front Gate at “0” and Back Gate at  $V_{DD}$ :* Let us now analyze the drain current at ( $V_{Back} = V_{Front} = V_{DD}$ ) and at ( $V_{Front} = 0$  and  $V_{Back} = V_{DD}$ ) for *SymDG*, *AsymOxDG* and *AsymWfDG* devices. In case of ( $V_{Front} = 0$  and  $V_{Back} = V_{DD}$ ) only the back gate contributes to the inversion charge whereas in the case of ( $V_{Back} = V_{Front} = V_{DD}$ ) both the gates contribute to the inversion charge. Hence, the inversion charge (and drain current) at ( $V_{Front} = 0$  and  $V_{Back} = V_{DD}$ ) is considerably less than that at ( $V_{Back} = V_{Front} = V_{DD}$ ). The inversion charge produced by the back gate at ( $V_{Front} = 0$  and  $V_{Back} = V_{DD}$ ) is given by

$$\begin{aligned} Q_{invB}(V_{Front} = 0, V_{Back} = V_{DD}) &= C_{oxB} [V_{DD} - V_{tB}(V_{Front} = 0)] \\ &= \frac{\varepsilon_{ox}}{T_{oxB}} (V_{DD} - \Delta\Phi_{MB} - 2\phi_F - \gamma_B [2\phi_F - |\Delta\Phi_{MF}|]). \end{aligned} \quad (5)$$

It can be observed that  $Q_{invB}$  and the drain current at ( $V_{Front} = 0$  and  $V_{Back} = V_{DD}$ ) reduce with an increase in  $T_{oxB}$  and  $\Delta\Phi_{MBF}$  for *AsymOxDG* and *AsymWfDG* devices, respectively. The trends predicted by (5) are verified by the MEDICI simulation results as shown in Fig. 5. Hence, using the *AsymDG* devices reduces the current at ( $V_{Front} = 0$  and  $V_{Back} = V_{DD}$ ).


 Fig. 3. Change in the “ON” current with back gate bias. (a) *AsymOxDG*. (b) *AsymWfDG*.

 Fig. 4. Variation of “ON” current with asymmetry: (a) *AsymOxDG* and (b) *AsymWfDG* devices ( $I_{OFF}$  is equal for all asymmetry).

 Fig. 5. Drain current with back gate bias ( $V_{Front} = 0$  V) for (a) *AsymOxDG* and (b) *AsymWfDG* devices.

### III. VOLTAGE MODE SENSE AMPLIFIERS

The voltage mode sense amplifiers used in the SRAM design can be classified into two categories, namely: 1) current latch sense amplifiers (CLSA) [13]–[15], [27] and 2) voltage latch sense amplifier (VLSA) [15], [28], [29]. The quality of a sense amplifier is determined primarily by performance and robustness. The performance is determined by the sensing delay. The robustness is determined by the minimum voltage difference between two bit-lines that can be correctly sensed (input offset voltage). A lower sensing delay and smaller input offset voltage represent a better sense amplifier [14], [30].

#### A. Operation of Directly Translated Current Latch Based Sense Amplifier (CLSA)

Let us first consider the Directly Translated (*DirTrans*) implementation of the CLSA [13], [14] with the *ConnGateDG* device [Fig. 6(a)]. In the precharge mode (SE is low) O1 and O2 are precharged to  $V_{DD}$  through PC1 and PC2. After the word-line of an SRAM cell attached to the bit-lines BL and BLB is raised high, one of the bit-lines (say BL) is discharged and the other one stays high (say BLB). After the difference between BL and BLB (bit-differential) reaches a prespecified value  $\Delta MIN$  (usually 10% of  $V_{DD}$ ), the sense amplifier is enabled by raising




Fig. 6. Directly Translated CLSA circuit. (a) Circuit schematic (b) Waveform of operation.

SE high. This causes both O1 and O2 to discharge from  $V_{DD}$  [Fig. 6(b)]. However, as  $V_{BL} = V_{BLB} - \Delta MIN$ , the strength of ND2 is lower than that of ND1 (i.e.,  $I_1 > I_2$ ). Hence, O1 discharges at a faster rate than O2. After a small difference is built up between the voltages of O1 and O2 (say  $\Delta V_o$ ), due to the cross coupled inverter action O1 reduces to “0” and O2 switches back to “1” [Fig. 6(b)]. Hence, in case of CLSA, the input bit-differential is converted into a current difference through the transistors ND1 and ND2 ( $\Delta I = I_1 - I_2$ ), and this current difference is converted to rail-to-rail voltage difference by the cross-coupled inverters. The sensing delay is defined as the difference between the time SE is turned on (i.e.,  $SE = 0.5 V_{DD}$ ) to the time O1 (i.e., the node that is finally discharged) is reduced to  $0.5 V_{DD}$  [14]. The sensing delay can be reduced by: 1) increasing the currents through the pull-down path resulting in faster discharge of O1 and O2, and 2) increasing  $\Delta I$  produced by the application of  $\Delta MIN$ .

### B. Operation of Directly Translated Voltage Latch Based Voltage Mode Sense Amplifier (VLSA)

Fig. 7 shows the circuit schematics of the Direct Translated implementation of VLSA. The basic operation of the VLSA is similar to CLSA. In case of VLSA the initial voltage difference between the output nodes O1 and O2 is latched and amplified by the sense amplifier [15], [28], [29]. VLSA is faster than CLSA as output discharges through 2-Transistor stack instead of the 3-Transistor one as in CLSA. Moreover, only the offset due to mismatch into latch transistors (i.e., PI1, PI2, N1, and N2) contributes to the input offset in VLSA. Hence, VLSA is more robust to process variation compared to CLSA as the offset due to mismatch in transistors ND1 and ND2 is eliminated [14].

The major issue with VLSA is that, the nodes O1 and O2 are both the input and output terminals. Hence, the circuit attempts to discharge the bit-line capacitances during sensing. To prevent this discharge O1 and O2 are decoupled from bit-lines using pMOS transistors which are turned “OFF” (by raising YSEL) at the time sensing operation starts (Fig. 7) [14], [15], [28], [29]. The voltage drop across the pMOS devices reduces the available input bit-differential at the time of sense amplifier firing [14].




Fig. 7. Directly translated VLSA showing the timing requirement.

Moreover, decoupling increases the complexity of the timing. First, if decoupling signal arrives later than SE, the sensing delay increases as the sense amplifier also discharges the bit-lines (Fig. 7). If YSEL arrives earlier than SE, the input bit-differential is reduced which degrades both performance and robustness. Hence, an exact synchronization of YSEL and SE is required. Second, VLSA requires separate precharge signal from SE. The precharge signal (PRE) needs to be turned “OFF” as soon as word-line is raised high. If PRE arrives late, the input bit-differential is reduced. The delay variation in the circuits used to synchronize YSEL, PRE, and SE can significantly reduce the robustness and performance of VLSA. In CLSA inputs are isolated through the high impedance input-differential stage formed by ND1 and ND2. Hence, additional decoupling circuit is not required, which reduces the complexity of the timing circuit.

The above discussion shows that, the VLSA is faster and more robust compared to CLSA (provided no variation in the synchronization circuit). However, CLSA does not require any additional decoupling transistor and has significantly simple timing requirement compared to VLSA. In this work, we propose an




Fig. 8. Structure of IGSA.

independent gate sense amplifier (IGSA) which combines the benefits of both CLSA and VLSA to design high-speed and robust sense amplifiers.

#### IV. INDEPENDENT GATE SENSE AMPLIFIERS (IGSA)

In this section, we present the proposed IGSA designed using the 50-nm DG devices presented in Section II.

##### A. Operation of IGSA

Fig. 8 shows the proposed IGSA circuit using *SymDG* devices. Using the independent gate operation of DG devices, the current difference in the two pull-down paths is achieved by using a single DGMOS in each path (N1 instead of NI1 and ND1 and N2 instead of NI2 and ND2) (Fig. 6). The front gates of N1 and N2 are connected in the cross-coupled inverter configuration whereas BLB and BL are connected to the back gates (Fig. 8). When SE is turned “ON” front gates of N1 and N2 are at  $V_{DD}$  but the back gates are at different voltages ( $V_{BL}$  and  $V_{BLB}$ ). The currents through N1 and N2 are given by

$$\begin{aligned} I_1 &= I_{ON} (V_{Front} = V_{Back} = V_{DD}) \\ I_2 &= I_{ON} (V_{Front} = V_{DD}, V_{Back} = V_{BL} = V_{DD} - \Delta MIN) \\ \Delta I &= I_1 - I_2 \propto (\gamma_F C_{oxF} + C_{oxB}) \Delta MIN \end{aligned} \quad (6)$$

where  $\Delta I$  represents the current difference between the two paths in Fig. 8. Hence, from (6) it can be observed that, the voltage difference  $\Delta MIN$  results in a current difference between the two paths ( $V_{BLB} > V_{BL} \Rightarrow \Delta MIN > 0 \Rightarrow I_1 > I_2$  i.e., correct sensing), thereby ensuring the sensing operation.

##### B. Advantages of the IGSA Over *DirTrans* CLSA

In the IGSA, O1 and O2 are discharged through 2-Transistor stack (instead of 3-Transistor stack in *DirTrans* CLSA design). Reducing the number of transistors in the stack (i.e., stack height) reduces the sensing delay. Also, in the proposed IGSA, nodes O1 and O2 drive only the front gates of N1 and N2 instead of the front and back gates of NI1 and NI2 as in *DirTrans* CLSA. This reduces the capacitive load on O1 and O2, thereby increasing the speed and reducing the switching power. It is also evident that the proposed IGSA has less number of transistors (NI1 and NI2 are eliminated). Moreover, removal of ND1 and ND2 eliminate the input offset due to mismatch in these transistors, thereby reducing the input offset




Fig. 9. Effect of the merging of precharge and pull-up pMOS transistors on the operation of IGSA circuit.




Fig. 10. Variation in the power in IGSA with a variation in the pulsewidth of the SE signal.

voltage. It also eliminates the offset due to differential noise at nodes INT1 and INT2. Hence, the proposed IGSA has better robustness compared to *DirTrans* CLSA.

##### C. Merging of Precharge and Pull-Up Transistors

The precharge transistors and the pMOS pull-up transistors (i.e., PC1 and PI1, PC2 and PI2) in the IGSA can also be merged together. This results in the independent gate operation of the merged transistor. Merging reduces the load on the sense-amp enable driver and on the nodes O1 and O2, thereby improving the speed and the switching power. However, merging reduces the precharging speed as only back gate of the merged transistors is used for precharging (Fig. 9). Moreover, merging also reduces the strength of the pMOS pull-up transistors PI1 and PI2. A weaker pull-up pMOS enhances the initial voltage swing at node O2 (Fig. 9). This has two impacts, namely: 1) it increases the power dissipation of the sense amplifier and 2) it results in a voltage swing at the output of the inverter INV2, thereby increasing power dissipation of INV2. Due to these reasons we have not used the merging of the precharge and pMOS pull-up transistors in the proposed design. This emphasizes that *selective* use of the *independent gate control* is necessary to obtain maximum benefit from the double gate technology.

##### D. Disadvantage of the IGSA

In the proposed IGSA, after the sensing operation, N2 is not completely “OFF” ( $V_{FGATE} = 0$  and  $V_{BGATE} = V_{BL}$ ) which




Fig. 11. Output noise voltage and short-circuit power reduction in IGSA by using asymmetric device. (a) *AsymOxDG*. (b) *AsymWfDG*.




Fig. 12. IGSA with short-circuit prevention circuit (SCPC). (a) Circuit schematic. (b) Waveform of operation.

results in a short circuit current through PI2, N2, and NC. The short circuit current increases the power dissipation and reduces the voltage at node O2 from  $V_{DD}$  (the voltage difference between O2 and  $V_{DD}$  is called the *Noise Voltage at O2* =  $V_{OF}$ ). The power overhead associated with the short-circuit current depends on the time interval for which the sense amplifier is turned “ON” i.e., the width of the SE pulse. For a smaller pulsewidth, the reduction in the switching capacitance results in a lower power in the IGSA compared to the *DirTrans* CLSA design. However, for larger pulsewidth, a higher short-circuit power increases the total power of the IGSA compared to its *DirTrans* CLSA counter-part (Fig. 10). We have observed that, the IGSA designed with *SymDG* device functions correctly with a 35% improvement in speed compared to the *DirTrans* design. The noise voltage at O2 is less than 10% of  $V_{DD}$  and the maximum power overhead (which occurs for a pulsewidth same as the width of the word-line signal) is 10% (at 6 GHz of operating frequency). However, short-circuit current needs to be reduced to improve the design.

**Use of Asymmetric Devices (*AsymDG*) to Reduce Short-Circuit Current:** The short-circuit current can be reduced by using *Asymmetric* devices for N1 and N2, and connecting the back

gates (with thicker oxide) to BLB and BL. In case of *AsymOxDG* as ( $T_{oxB}/T_{oxF}$ ) increases, the current through N1 with  $V_{FGATE} = 0$  and  $V_{BGATE} = V_{BL}$  reduces [Fig. 5(a)]. A reduction in the short-circuit current reduces the short-circuit power and the *Noise Voltage at O2* (=  $V_{OF}$ ) [Fig. 11(a)]. However, increasing  $T_{oxB}$  reduces both the current difference between N1 and N2 and the discharging current for nodes O1 and O2 (lower ON current of N1 and N2) [Figs. 3(a) and 4(a)]. Hence, the sensing delay increases with an increase in asymmetry (i.e.,  $T_{oxB}$ ). Similarly, the use of *AsymWfDG* devices also reduces the short-circuit power and noise voltage at O2 [Fig. 11(a)] at the cost of higher sensing delay.

**Circuit Technique to Reduce Short-Circuit Current:** In order to eliminate the short circuit current in the IGSA, the voltage at the gate of N2 needs to be reduced to “0” after the sensing occurs. This can be achieved by adding nMOS Ndis1 and Ndis2 to the back gates of N1 and N2 [Fig. 12(a)]. The front gates of Ndis1 and Ndis2 are controlled by output of the inverters INV1 and INV2 (OUT1 and OUT2) and the back gates are connected to ground (to reduce the load on INV1 and INV2). This added circuit is called short-circuit prevention circuit (SCPC). When OUT1 and OUT2 are “0” (before the sensing) Ndis1 and

Ndis2 are “OFF”. Hence, the gate voltages of N1 and N2 (i.e., BLBN and BLN) follow BLB and BL. After the sensing, OUT1 switches to “1,” which turns on transistor Ndis2, thereby discharging node BLN. To prevent the discharging of the bit-lines (i.e., BL in this case), we modified the column decoder-multiplexer circuit to isolate the bit-lines after the sensing starts (Fig. 12). In this technique, the outputs of the column decoders are controlled by a delayed sense-amp signal (SE\_DEL). When SE switches to high, the SE\_DEL switches to low (after some delay), which turns “OFF” the pMOS pass transistors. This isolates the bit-lines BL and BLB from the nodes BLN and BLBN. It should be noted that, after the pass transistors are turned “OFF” BLBN becomes floated and in the worst case can be discharged to “0” by noise. However, even if BLBN gets discharged, node O1 is strongly held at “0” as the front gate of N1 is at “1” (i.e., N1 is “half ON”). The proposed technique reduces the short-circuit power. However, it introduces a power overhead due to the control circuit and increases the layout area. However, the control circuit to isolate the bit-lines can be shared by a row of sense-amplifiers which reduces the area and power penalty.

### E. Advantage of IGSA Over VLSA

In VLSA the discharging of the output nodes O1 and O2 occurs through a 2-Transistor stack. Hence, the sensing delay of the *DirTrans* VLSA is comparable to that of the IGSA. Moreover, the difference in the current between N1 (say I1) and N2 (say I2) is higher in VLSA than IGSA. This is because, at the start of the sensing operation, in *DirTrans* VLSA both gates of N2 are at  $V_{BL} = V_{DD} - \Delta_{MIN}$  whereas in IGSA only the front gate is as at  $V_{BL}$ . However, in *DirTrans* VLSA, due to the presence of the decoupling transistors, the input bit-differential at the sense amplifier firing time is less than that of the IGSA. Considering this effect, it has been observed that the proposed IGSA has sensing delay comparable (marginally higher) to the *DirTrans* VLSA. However, in the proposed IGSA inputs are isolated through the high impedance input-differential stage formed by the back gates of N1 and N2. Hence, IGSA does not require decoupling circuits and additional decoupling and precharge signal (simpler timing requirement comparable to CLSA).

## V. RESULTS AND DISCUSSIONS

Let us now compare the performance, power and robustness of the proposed IGSA with *DirTrans* CLSA and VLSA.

### A. Comparison With Directly Translated CLSA

The IGSA circuit with the *SymDG* device and the *SCPC* results in a 33% reduction in the sensing delay and 10% (at 6 GHz) increase in the dynamic power compared to the *DirTrans* circuit (sizes of the different transistors in the two designs were kept same). Application of the *AsymOxDG* and *AsymWfDG* devices reduces the short-circuit power but increases the sensing delay (Figs. 13 and 14). With *AsymOxDG* at  $(T_{oxB}/T_{oxF}) = 2$  the delay improvement is reduced to 24% (negligible power overhead) (Fig. 13). With *AsymWfDG* at  $\Delta\Phi_{MFB} = 1.1$  eV  $\approx E_g$ , a negligible power overhead with a 20% delay reduction is observed (Fig. 14).




Fig. 13. Sensing delay and power of the IGSA with (*SymDG* + *SCPC*) and *AsymOxDG*.




Fig. 14. Sensing delay and power of the IGSA with (*SymDG* + *SCPC*) and *AsymWfDG*.

The proposed IGSA has a lower sensitivity to the input bit-differential and mismatch in the capacitances at nodes O1 and O2 compared to *DirTrans* CLSA (i.e., better robustness, Fig. 15). The improvement in the robustness is due to the elimination of the intermediate nodes INT1 and INT2. Moreover, the sensing delay in the IGSA is less sensitive to the local drop in the supply voltage of the sense amplifier (Fig. 15) (i.e., supply of the sense amplifier is reduced whereas that of the bit-lines remains same). In the *DirTrans* CLSA, drop in  $V_{DD}$  of the sense amplifier reduces discharging current by lowering the strength of N11 and N12 (in series with ND1 and ND2). However, in case of the IGSA, only the strengths of the front gates of N1 and N2 are reduced. But the strength of the back gates remains the same as they are connected to the higher  $V_{DD}$  of the bit-lines. Thus, the reduction in the discharging current is less resulting in lower delay sensitivity.

Variation in the  $T_{si}$  of a DG device modifies its ON current [19] [Fig. 16(a)]. Increasing  $T_{si}$  increases the “ON” current while reducing  $T_{si}$  decreases the “ON” current [19]. The sensitivity of the ON current to  $T_{si}$  variation is minimum in a symmetric device [19]. For the device structure used in this work, we observed that the current in *AsymOxDG* device has a lower sensitivity to  $T_{si}$  than in the *AsymWfDG* [Fig. 16(a)]. The current through a 2-T stack shows higher sensitivity to  $T_{si}$  compared to a single device, due to the voltage variation at the intermediate nodes [Fig. 16(a)]. Let us now consider the sensing operation described in Fig. 6. A reduction in  $T_{si}$  of N1 (i.e., N11 and ND1 in *DirTrans* design) and/or an increase in




Fig. 15. Variation of sensing delay with (a) input bit-differential, (b) mismatch in load capacitance at O1 and O2, and (c) local drop in sense amplifier supply voltage. Delays are normalized to the delay of *DirTrans* CLSA design at (a) bit-differential = 100mV, (b) load mismatch = 0%, and (c) local supply voltage drop = 0 V.




Fig. 16. Variation of (a) "ON" current in a device and (b) sensing delay of CLSA and IGSA with worst case variation in  $T_{si}$ .




Fig. 17. Variation of sensing delay in *DirTrans* VLSA and IGSA with (a) variation in input bit-differential, (b) variation in the load capacitance, and (c) worst case variation in the silicon thickness  $T_{si}$  of the transistors.

that of N2 (N12 and ND2 in *DirTrans* design) result in slower discharge of O1 (I1 reduces) and faster discharge of O2 (I2 increases). This increases the sensing delay and may result in incorrect operation. Fig. 16(b) shows that, the the sensing delay in *DirTrans* CLSA has a stronger sensitivity to the worst case  $T_{si}$  mismatch than the IGSA with SCPC or *AsymOxDG*. This is principally due to the elimination of the intermediate nodes INT1 and INT2 as explained in Section III. However, the strong sensitivity of the ON current in *AsymWfDG* to the  $T_{si}$  makes the IGSA with *AsymWfDG* more susceptible to the mismatch in silicon thickness. The susceptibility can be reduced by lowering the amount of asymmetry at the cost of higher short-circuit current.

### B. Comparison With Directly Translated VLSA

Due to the additional voltage across the decoupling transistors, the input bit-differential present in at the time of sense amplifier firing is lower in the *DirTrans* VLSA compared to the IGSA. This results in a stronger sensitivity to input bit-differential and load capacitance in the *DirTrans* VLSA compared to the IGSA as shown in Fig. 17. Although, both the IGSA and *DirTrans* VLSA have two transistors in the discharging path, due to the presence of lower input bit-differential at the time of sensing, the sensing delay has a stronger sensitivity to the worst case mismatch in  $T_{si}$  of nMOS transistors (N1 and N2 in Figs. 7 and 8). This indicates that the IGSA is more robust against device mismatch compared to the *DirTrans* VLSA.






Fig. 18. Variation of sensing delay with (a) variation in the arrival time of decoupling signal and sense amplified enable signal ( $\Delta T_{SE-Decoupsig}$ ) and (b) variation in the arrival time of the precharging signal.




Fig. 19. Variation in input offset with application of worst case variation in Tsi and Load capacitance.

Variation in the arrival time of the decoupling signal (YSEL) and SE (due to delay variation of the synchronizing circuit) results in large variation in sensing delay in *DirTrans* VLSA [Fig. 18(a)]. However, no such variation is present in IGSA (no separate YSEL is required as input is isolated). Moreover, for the IGSA with SCPC the variation the arrival time between SE and SE\_DEL (in Fig. 12) from its designed value has negligible impact on the sensing delay [Fig. 18(a)]. Similarly, late arrival of the precharge signal (PRE in Fig. 7) in *DirTrans* VLSA significantly increases the sensing delay which does not occur in IGSA as no separate precharge signal is present [Fig. 18(b)].

Fig. 19 shows that the minimum bit-differential required for a correct sensing operation considering worst case variation in device mismatch and delay of timing circuits. It can be observed that, the minimum bit-differential required for IGSA is approximately 80% less than the *DirTrans* CLSA and 60% less than *DirTrans* VLSA for 10% worst case mismatch. Hence, IGSA shows better robustness compared to both CLSA and VLSA.

## VI. CONCLUSION

In this paper we have proposed a novel design technique for voltage mode sense amplifiers using symmetric and asymmetric DG devices in sub-50-nm technology. The independent back gate control of the DG device in the pull-down path (other transistors are kept in the connected gate mode) is used to improve the performance and robustness in sense-amplifier circuits. The proposed IGSA has better performance compared to the *DirTrans* CLSA, a simpler timing requirement compared to the

*DirTrans* VLSA and better robustness compared to both VLSA and CLSA. Hence, in the proposed design the independent gate control in DG devices is effectively used to improve the circuit quality of the sense amplifiers. The proposed design illustrates the fact that selective use of independent control of the front and the back gates in the DG devices is very effective in designing efficient circuits in nanometer regimes.

## REFERENCES

- [1] H-S. P. Wong *et al.*, "Device design considerations for double-gate, ground-plane, single-gated ultrathin SOI MOSFET at the 25 nm channel length generation," in *Proc. IEDM*, 1998, pp. 407–410.
- [2] E. Nowak *et al.*, "Turning silicon on its edge," *IEEE Circuits Devices Mag.*, vol. 20, no. 1, pp. 20–31, Jan./Feb. 2004.
- [3] J. Kedzierski *et al.*, "High-performance symmetric-gate and CMOS-compatible asymmetric gate FinFET device," in *Proc. IEDM*, 2001, pp. 437–440.
- [4] —, "Metal gate FinFET and fully depleted SOI devices using total gate silicidation," in *Proc. IEDM*, 2002, pp. 247–250.
- [5] L. Wei *et al.*, "Vertically integrated SOI circuits for low-power and high-performance applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 10, no. 3, pp. 351–362, Jun. 2002.
- [6] D. Fried *et al.*, "A fin-type independent-double-gate NFET," in *Proc. Device Res. Conf.*, 2003, pp. 45–46.
- [7] L. Mathew *et al.*, "CMOS vertical multiple independent gate field effect transistors (MIGFET)," in *Proc. IEEE Int. SOI Conf.*, 2004, pp. 187–188.
- [8] C. H. Kim *et al.*, "Effectiveness of using supply voltage as back-gate bias in ground plane SOI MOSFETs," in *Proc. IEEE Int. SOI Conf.*, 2004, pp. 69–70.
- [9] T. Cakici *et al.*, "A low power four transistor Schmitt trigger for asymmetric double gate fully depleted SOI devices," in *Proc. IEEE Int. SOI Conf.*, 2003, pp. 21–22.
- [10] H. Mahmoodi *et al.*, "High-performance and low-power domino logic using independent gate control in double-gate SOI MOSFETs," in *Proc. IEEE Int. SOI Conf.*, 2004, pp. 67–68.
- [11] A. Kumar *et al.*, "Low voltage and performance tunable CMOS circuit design using independently driven double-gate MOSFETs," in *Proc. IEEE Int. SOI Conf.*, 2004, pp. 119–120.
- [12] M.-H. Chiang, "Novel high-density low-power high-performance double gate logic techniques," in *Proc. IEEE Int. SOI Conf.*, 2004, pp. 122–123.
- [13] T. Kobayashi *et al.*, "A current controlled latch sense amplifier and a static power-saving input buffer for low-power architecture," *IEEE J. Solid-State Circuits*, vol. 28, no. 4, pp. 523–527, Apr. 1993.
- [14] B. Wicht *et al.*, "Yield and speed optimization of a latch type voltage sense amplifier," *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
- [15] T. Sakurai, "High-speed circuit design with scaled-down MOSFETs and low supply voltage," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 1993, pp. 1487–1490.
- [16] International Technology Roadmap for Semiconductor (2003). [Online]. Available: <http://www.public.itrs.net>

- [17] *MEDICI: 2-D Device Simulation Program*, Synopsys Inc., Allentown, PA, 2003.
- [18] R. Zhang *et al.*, "Low-power high-performance double-gate fully depleted SOI circuit design," *IEEE Trans. Electron Devices*, vol. 49, no. 5, pp. 852–862, May 2002.
- [19] Q. Chen *et al.*, "A comparative study of threshold variations in symmetric and asymmetric undoped double-gate MOSFETs," in *Proc. IEEE Int. SOI Conf.*, 2002, pp. 30–31.
- [20] Y. Taur, "Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 48, no. 12, pp. 2861–2869, Dec. 2001.
- [21] F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, "Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance," *IEEE Electron Device Lett.*, vol. EDL-8, no. 9, pp. 410–412, Sep. 1987.
- [22] G. Lixin *et al.*, "Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFET," *IEEE Trans. Electron Devices*, vol. 49, no. 2, pp. 287–294, Feb. 2002.
- [23] —, "Exploitation of volume inversion in optimal DG MOSFET design," in *Proc. IEEE Int. SOI Conf.*, Oct. 2001, pp. 29–30.
- [24] J. Brini *et al.*, "Threshold voltage and subthreshold slope of the volume-inversion MOS transistor," *IEE Proc. Circuits, Devices Syst.*, vol. 138, pp. 133–136, Feb. 1991.
- [25] T. Ernst *et al.*, "Ultimately thin double-gate SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 3, pp. 830–838, Mar. 2003.
- [26] Y. Taur *et al.*, "A continuous, analytic drain-current model for DG MOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 107–109, Feb. 2004.
- [27] J. M. Hill and J. Lachman, "A 900 MHz 2.25 MB cache with on-chip CPU—now in Cu SOI," in *Proc. IEEE Int. Solid-State Circuits Conf.*, vol. 444, Feb. 2001, pp. 176–177.
- [28] M. Sinha *et al.*, "High-performance and low-voltage sense-amplifier techniques for sub-90 nm SRAM," in *Proc. IEEE Int. SOC Conf.*, Sep. 2003, pp. 113–116.
- [29] K. Zhang *et al.*, "An SRAM design on 65 nm CMOS technology with integrated leakage reduction scheme," in *Proc. Symp. VLSI Circuits*, Jun. 2004, pp. 294–295.
- [30] R. Sarpeshkar *et al.*, "Mismatch sensitivity of a simultaneously latched CMOS sense amplifier," *IEEE J. Solid-State Circuits*, vol. 26, no. 10, pp. 1413–1422, Oct. 1991.



**Saibal Mukhopadhyay** (S'99) received the B.E. degree in electronics and telecommunication electrical engineering from Jadavpur University, Calcutta, India, in 2000. He is currently pursuing the Ph.D. degree in electrical and computer engineering at Purdue University, West Lafayette, IN.

He worked as an intern at IBM T. J. Watson Research Laboratory, High Performance Circuit Design Department, Yorktown Heights, NY, in 2003 and 2004. His research interests include analysis and design of low-power and robust circuits using nano-scaled CMOS and circuit design using double gate transistors.

Mr. Mukhopadhyay received the IBM Ph.D. Fellowship Award in 2004–2005 and SRC Technical Excellence Award in 2005. He received the "Best Paper Award" at the 2003 IEEE Nano and 2004 International Conference on Computer Design and SRC TECHCON, 2005.



**Hamid Mahmoodi** (M'00) received the B.S. (with honors) degree in electrical engineering from Iran University of Science and Technology, Tehran, Iran, in 1998, the M.S. degree in electrical and computer engineering from the University of Tehran, Tehran, Iran, in 2000, and the Ph.D. degree in electrical and computer engineering from Purdue University, West Lafayette, IN, in 2005. His M.S. degree research was on low-power design of digital systems based on adiabatic switching principles.

He is an Assistant Professor in the School of Engineering, San Francisco State University, San Francisco, CA. His major research interests include low-power, robust, and high-performance design in nanoscale bulk CMOS and SOI technologies, nanoelectronic devices and architectures, design for yield enhancement, and VLSI testing. He has more than 30 publications in journals and conferences.

Dr. Mahmoodi was a recipient of the 2004 ICCD Best Paper Award.



**Kaushik Roy** (SM'95–F'01) received the B.Tech. degree in electronics and electrical communications engineering from the Indian Institute of Technology, Kharagpur, India, and the Ph.D. degree from the Electrical and Computer Engineering Department, University of Illinois at Urbana-Champaign, Urbana, in 1990.

He was with the Semiconductor Process and Design Center of Texas Instruments Incorporated, Dallas, where he worked on FPGA architecture development and low-power circuit design. He

joined the Electrical and Computer Engineering Faculty at Purdue University, West Lafayette, IN, in 1993, where he is currently a Professor and is the Roscoe H. George Professor of Electrical and Computer Engineering. His research interests include VLSI design/CAD for nano-scale silicon and non-silicon technologies, low-power electronics for portable computing and wireless communications, VLSI testing and verification, and reconfigurable computing. He has published more than 300 papers in refereed journals and conferences, holds eight patents, and is a coauthor of two books on low-power CMOS VLSI design.

Dr. Roy has been on the editorial board of *IEEE Design and Test*, *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS*, and *IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS*. He was a Guest Editor for a Special Issue on Low-Power VLSI in the *IEEE Design and Test* (1994) and *IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS* (June 2000), and *IEE Proceedings—Computers and Digital Techniques* (July 2002). He received the 1995 National Science Foundation Career Development Award, IBM Faculty Partnership Award, ATT/Lucent Foundation award, 2005 SRC Technical Excellence Award, SRC Inventors Award, and Best Paper Awards at 1997 International Test Conference, IEEE 2000 International Symposium on Quality of IC Design, 2003 IEEE Latin American Test Workshop, 2003 IEEE Nano, 2004 IEEE International Conference on Computer Design, and the 2005 IEEE Circuits and System Society Outstanding Young Author Award with C. Kim. He is a Purdue University Faculty Scholar, the Chief Technical Advisor of Zenasis Incorporated, and Research Visionary Board Member of Motorola Laboratories (2002).