Hamid Mahmoodi

Professor

School of Engineering
San Francisco State University
1600 Holloway Avenue
San Francisco, CA 94132

Phone: 415-338-6579
Fax: 415-338-0525
Email: mahmoodi@sfsu.edu
Web: http://online.sfsu.edu/~mahmoodi

EDUCATION

Purdue University, West Lafayette, IN

PhD in Electrical and Computer Engineering, Aug. 2005
Thesis: Low-Power, High-Performance, and Robust Circuit Design in Nanoscale CMOS
Advisor: Professor Kaushik Roy

University of Tehran, Tehran, Iran

M.S. in Electrical and Computer Engineering, Aug. 2000
Thesis: Low-Power Design of Digital Systems Based on Adiabatic Switching Principles
Advisor: Professor Ali Afzali-Kusha

Iran University of Science and Technology, Tehran, Iran

B.S. in Electrical Engineering, Aug. 1998

PROFESSIONAL EXPERIENCES

School of Engineering, San Francisco State University, San Francisco, CA

- Professor of Electrical and Computer Engineering, Aug. 2016-present
- Associate Professor of Electrical and Computer Engineering, Aug. 2011-Aug. 2016
- Assistant Professor of Electrical and Computer Engineering, Aug. 2005-Aug. 2011

NanoElectronics Research Laboratory, Purdue University, West Lafayette, IN

- Graduate Research Assistant, Feb. 2001-Augusbt 2005
- Supervisor: Professor Kaushik Roy
- Active PhD research on low-power and high-performance circuit design for nanoscale technologies (the research was mostly funded by SRC and DARPA), fabricated 5 chips, filed 5 patents, and published numerous conference and journal papers

IC Design Center, University of Tehran, Iran

- Graduate Research Assistant, Oct. 1999-Dec. 2000
- Supervisor: Professor Ali Afzali-Kusha
- Active M.S. Research on Low-Power Digital Design Based on Adiabatic Switching Principles, fabricated one chip and numerous published conference and journal papers

Electronic Research Center, Iran University of Science and Technology, Tehran, Iran

- Design engineer in Automation and Control Laboratory to design control systems using microcontrollers and Programmable Logic Controllers (PLCs), May 1998-Oct. 1999
- Translated (from English to Persian) and published a textbook on PLCs, entitled "Programmable Logic Controllers: Principles and Applications"
- Designed a microcontroller based digital control laboratory
- Designed a serial EPROM programmer and emulator

- Designed an educational system for the Z80 microprocessor

Advanced Electronic Research Center, Iran Electronic Industries Co., Tehran, Iran

- Research Engineer, Oct. 1998-Oct. 1999
- Research on Satellite Command and Data Handling Systems

AWARDS AND HONORS

- Co-recipient of Best Paper Award in the Minorities in Engineering Division at the American Society for Engineering Education Annual Conference and Exposition, June 2015
- Co-recipient of Best Diversity Paper Award at the American Society for Engineering Education Zone IV Conference, Apr. 2015
- Inventor Recognition Award by Semiconductor Research Corporation (SRC) for the U.S. patent application entitled "Apparatus and Methods for Determining Memory Device Faults", June 2009
- Inventor Recognition Award by Semiconductor Research Corporation (SRC) for the U.S. patent application entitled "Self-Repairing Technique in Nano-Scale SRAM to Reduce Parametric Failures", Mar. 2009
- 2006 IEEE Circuits and Systems Society VLSI Transactions Best Paper Award
- SRC Technical Excellence Award, an award given by the Semiconductor Research Corporation (SRC) to our research team at Purdue University lead by Prof. Kaushik Roy for excellent research contributions, Oct. 2005
- Inclusion of biography in the 60th diamond edition of "Who's Who in America", Oct. 2005
- Certificate of successful completion of essential teaching seminar for engineering faculty, Sep. 2005
- Competent Toastmaster Award by Toastmasters International for completion of the toastmasters international communication and leadership program, Feb. 2005
- Best paper award in IEEE International Conference on Computer Design, Oct. 2004
- National Award from Iran Ministry of Culture for the best translated book of the year in the field of computer engineering "Programmable Logic Controllers (PLC)", 2001
- Ranked 5th in the national graduate schools entrance examination in Electrical Engineering, Iran, July 1998
- Distinguished student in the field of Electronics Engineering in the academic year 1997-98, Iran University of Science and Technology, Feb. 1998
- 3rd place prize in the contest for "Scientific and Practical Student Projects", Iran University of Science and Technology, June 1997
- Distinguished student in the field of Electronics Engineering in the academic year 1996-97, Iran University of Science and Technology, Feb. 1997

PUBLICATIONS

Books and Book Chapters:

1. H. Mahmoodi, "Low-Power and Variation-Tolerant Memory Design", In: S. Bhunia and S. Mukhopadhyay, Low-Power Variation-Tolerant Design in Nanometer Silicon (ISBN: 978-1-4419-7418-1), Chapter 5, pp. 151-183, *Springer*, 2011
2. A. Jalali and H. Mahmoodi, "Programmable Logic Controllers: Principles and Applications", Tehran: Iran University of Science and Technology Press, 1999 (Translation: Awarded the best translated book of the year by Iran Ministry of Culture in 2001)

Published Journal Papers (Refereed):

1. K. Mehrabi, B. Ebrahimi, R. Yarmand, A. Afzali-Kusha, and H. Mahmoodi, "Read Static Noise Margin Aging Model Considering SBD and BTI Effects for FinFET SRAMs," *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2016.07.003, July 2016
2. R. Kuttappa, H. Homayoun, H. Salmani, and H. Mahmoodi, "Reliability Analysis of Spin Transfer Torque based Look up Tables under Process Variations and NBTI Aging" *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2016.03.003, May 2016
3. B. Ebrahimi, A. Afzali-Kusha, H. Mahmoodi, "Robust FinFET SRAM Design based on Dynamic Back-Gate Voltage Adjustment," *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2014.04.015, vol. 54, no. 11, Nov. 2014
4. F. Moradi, G. Panagopoulos, G. Karakonstantis, H. Farkhani, D. T. Wisland, J. K. Madsen, H. Mahmoodi, and K. Roy, "Multi-level Wordline Driver for Robust SRAM Design in Nano-scale CMOS Technology," *Elsevier Microelectronics Journal,* DOI:10.1016/j.mejo.2013.09.009, vol. 45, no. 1, pp. 23-34, Jan. 2014
5. H. Mahmoodi, S. Lakshmipuram, M. Arora, Y. Asgarieh, H. Homayoun, B. Lin, and D. Tullsen, "Resistive Computation: a Critique," *IEEE Computer Architecture Letters*, DOI: 10.1109/L-CA.2013.23, vol. 13, no. 2, pp. 89-92, Feb. 2014
6. F. Moradi, T. V. Cao, E. I. Vatajelu, A. Peiravi, H. Mahmoodi, and D. T. Wisland, "Domino Logic Designs for High-Performance and Leakage-Tolerant Applications," *Elsevier Integration, the VLSI Journal*, DOI:10.1016/j.vlsi.2012.04.005, vol. 46, no. 3, pp. 247-254, June 2013
7. B. Afzal, B. Ebrahimi, A. Afzali-Kusha, and H. Mahmoodi, "An Analytical Model for Read Static Noise Margin including Soft Oxide Breakdown, Negative and Positive Bias Temperature Instabilities," *Elsevier Microelectronics Reliability Journal*, DOI:10.1016/j.microrel.2013.01.009, vol. 53, no. 5, pp. 670-675, May 2013
8. B. Afzal, B. Ebrahimi, A. Afzali-Kusha, and H. Mahmoodi, "Modeling Read SNM Considering Both Soft Oxide Breakdown and Negative Bias Temperature Instability," *Elsevier Microelectronics Reliability Journal*, DOI:10.1016/j.microrel.2012.07.026, vol. 52, no. 12, pp. 2948-2954, Dec. 2012
9. M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, "Impacts of NBTI/PBTI on Performance of Domino Logic Circuits with High-k Metal-Gate Devices in Nanoscale CMOS," *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2012.03.012, vol. 52, no. 8, pp. 1655-1659, Aug. 2012
10. M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, "Impact of NBTI on Performance of Domino Logic Circuits in Nano-Scale CMOS," *Elsevier Microelectronics Journal*, DOI: 10.1016/j.mejo.2011.09.009, vol. 42, no. 12, pp. 1327-1334, Dec. 2011
11. F. Moradi, S. K. Gupta, G. Panagopoulos, D. T. Wisland, H. Mahmoodi, and K. Roy "Asymmetrically-Doped FinFETs for Low-Power Robust SRAMs," *IEEE Transactions on Electron Devices*, DOI: 10.1109/TED.2011.2169678, vol. 58, no. 12, pp. 4241 – 4249, Dec. 2011
12. M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, "An Optimization Method for NBTI-Aware Design of Domino Logic Circuits in Nano-Scale CMOS," *IEICE Electronics Express*, vol. 8, no. 17, pp. 1406-1411, Aug. 2011
13. M. Cho, J. Schlessman, H. Mahmoodi, M. Wolf, and S. Mukhopadhyay, "PostSilicon Adaptation for Low-Power SRAM under Process Variation," *IEEE Design and Test of Computers*, DOI: 10.1109/MDT.2010.137, vol. 27, no. 6, pp. 26-35, Nov. 2010

14. S. Paul, H. Mahmoodi, and S. Bhunia, “Low-Overhead F_{max} Calibration at Multiple Operating Points Using Delay-Sensitive-Based Path Selection,” *ACM Transactions on Design Automation of Electronic Systems*, DOI: 10.1145/1698759.1698769, vol. 15, no. 2, pp. , Feb. 2010
15. H. Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, “Ultra Low Power Clocking Scheme Using Energy Recovery and Clock Gating," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2008.2008453, vol. 17, no. 1, pp. 33-44, Jan 2009
16. Y. Wang, H. Mahmoodi, L-Y. Chiou, H. Choo, J. Park, W. Jeong, and K. Roy, “Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering,” *Journal of Signal Processing Systems*, DOI: 10.1007/s11265-008-0323-2, Dec 2008
17. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "Arbitrary Two-Pattern Delay Testing Using A Low-Overhead Supply Gating," *Journal of Electronic Testing: Theory and Applications*, DOI: 10.1007/s10836-008-5072-4, June 2008
18. K. Kim, H. Mahmoodi, and K. Roy, “A Low-Power SRAM Using Bit-Line Charge-Recycling,” *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2007.914294, vol. 43, no. 2, pp. 446-458, Feb. 2008
19. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Reduction of Parametric Failures in Sub-100-nm SRAM Array using Body Bias," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, DOI: 10.1109/TCAD.2007.906995, vol. 27, no. 1, pp. 174-183, Jan. 2008
20. A. Datta, A. Goel, T. Cakici, H. Mahmoodi, D. Lekshmanan, and K. Roy, “Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices”, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, DOI: 10.1109/TCAD.2007.896320, vol. 26, no. 11, pp. 1957-1966, Nov. 2007
21. S. Mukhopadhyay, K. Kim, H. Mahmoodi, and K. Roy, “Design of a Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in Nanoscaled CMOS,” *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2007.897161, vol. 42, no. 6, pp. 1370-1382, June 2007
22. N. Banerjee, A. Raychowdhury, K. Roy, S. Bhunia, and H. Mahmoodi, "A Novel Low-Overhead Operand Isolation Technique for Low-Power Datapath Synthesis," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2006.884054, vol. 14, no. 9, pp. 1034-1039, Sep. 2006
23. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "A Novel High Performance and Robust Sense Amplifier Using Independent Gate Control in Sub-50nm Double-Gate MOSFET," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2005.863743, vol. 14, no. 2, pp. 183-192, Feb. 2006
24. Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, “Efficient Testing of SRAM with Optimized March Sequences and a Novel DFT Technique for Emerging Failures due to Process Variations,” *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2005.859565, vol. 13, no. 11, pp. 1286-1295, Nov. 2005
25. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nanoscale CMOS Circuits," *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2005.852164, vol. 40, no. 9, pp. 1787-1796, Sep. 2005
26. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nano-Scaled CMOS," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, DOI: 10.1109/TCAD.2005.852295, vol. 24, no. 12, pp. 1859-1880, Dec. 2005

27. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-Power Scan Design Using First Level Supply Gating," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2004.842885, vol. 13, no. 3, pp. 384-395, Mar. 2005
28. A. Agrawal, B. Paul, H. Mahmoodi, A. Datta, and K. Roy, "A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2004.840407, vol. 13, no. 1, pp. 27-38, Jan. 2005 (**Best paper award**)
29. H. Mahmoodi and K. Roy, "Diode-Footed Domino: A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style," *IEEE Transactions on Circuits and Systems I*, DOI: 10.1109/TCSI.2004.823665, vol. 51, no. 3, pp. 495–503, Mar. 2004
30. J. Park, W. Jeong, H. Mahmoodi, Y. Wang, H. Choo, and K. Roy "Computation Sharing Programmable FIR Filter for Low Power and High Performance Applications," *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2003.821785, vol. 39, no. 2, pp. 348–357, Feb. 2004
31. K. Roy, S. Mukhopadhyay, and H. Mahmoodi, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," *Proceedings of the IEEE*, DOI: 10.1109/JPROC.2002.808156, vol. 91, no. 2, pp. 305-327, Feb. 2003
32. K. Roy, S. Mukhopadhyay, and H. Mahmoodi, "Leakage Current in Deep-Submicron CMOS Circuits," *Journal of Circuits, Systems, and Computers*, DOI: 10.1142/S021812660200063X, vol. 11, no. 6, pp. 575-600, Dec. 2002
33. H. Mahmoodi, A. Afzali-Kusha, and M. Nourani "An Adiabatic Carry-Look Ahead Adder with Efficient Supply Clock Generator," *IEE Proceedings on Circuits, Devices and Systems*, DOI: 10.1049/ip-cds:20010439, vol. 148, no. 5, pp. 229-234, Oct 2001

Published Conference Papers (Refereed):

34. R. Shafiq, H. Homayoun, H. Mahmoodi, and H. Salmani, "The ATPG Attack for Reverse Engineering of Combinational Hybrid Custom-Programmable Circuits," *Government Microcircuit Applications and Critical Technology Conference*, Mar. 2017
35. A. Attaran, H. Salmani, H. Homayoun, and H. Mahmoodi, "Dynamic Single and Dual Rail Spin Transfer Torque Look Up Table with Enhanced Robustness under CMOS and MTJ Process Variations," IEEE International Conference on Computer Design, Oct. 2016
36. S. S. Nabavi Larimi, M. Kamal, A. Afzali-Kusha and H. Mahmoodi, "Power and Energy Reduction of Racetrack-based Caches by Exploiting Shared Shift Operations," *IEEE/IFIP International Conference on Very Large Scale Integration*, Sep. 2016
37. D. Almasi, H. Homayoun, H. Salmani, and H. Mahmoodi, "Comparative Analysis of Hybrid Magnetic Tunnel Junction and CMOS Logic Circuits" *IEEE International System-on-Chip Conference*, Sep. 2016
38. T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "STT-CMOS Hybrid Designs for Reverse-engineering Prevention," IEEE Design Automation Conference, June 2016
39. R. Kuttappa, H. Homayoun, H. Salmani, and H. Mahmoodi, "Comparative Analysis of Robustness of Spin Transfer Torque based Look up Tables under Process Variations" IEEE International Symposium on Circuits and Systems, May 2016
40. J. Rodriguez Gudiel, T. Tariq, M. Gamarra, D. Alvarez, D. Almasi, A. G. Enriquez, C. Chen, Z. Jiang, W. Pong, H. Shanasser, K.-S. Teh, X. Zhang, and H. Mahmoodi, "Engaging Undergraduate Students in Nano-Scale Spin-Electronics Research through

Summer Internship," *American Society for Engineering Education Zone IV Conference*, Apr. 2016

41. T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "Preventing Design Reverse Engineering with Reconfigurable Spin Transfer Torque LUT Gates," *IEEE International Symposium on Quality Electronics Design*, Mar. 2016
42. T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "STT-CMOS Hybrid Designs for Reverse-engineering Prevention," *Government Microcircuit Applications and Critical Technology Conference*, Mar. 2016
43. H. Salmani, H. Mahmoodi, and H. Homayoun "Logical Vanishability for Counterfeit Prevention," SMTA/CALCE Counterfeit Electronic Parts and Electronic Supply Chain Symposium, June 2015
44. A.G. Enriquez, W.S. Pong, H. Shahnasser, H. Mahmoodi, C. Chen, X. Zhang, K. S. Teh, N. P. Rentsch, "Assessing the Impact of Research Experiences on the Success of Underrepresented Community College Engineering Students," *American Society for Engineering Education Annual Conference and Exposition*, June 2015 (**Best Paper Award in the Minorities in Engineering Division**)
45. R. Melgar, A. Nash, M. Sun, C. T. Yoc, M. Amir, C. Chen, A. G. Enriquez, H. Jiang, H. Mahmoodi, W. Pong, H. Shanasser, K.S. Teh, and X. Zhang, "Teaching Brain-Inspired Visual Signal Processing via Undergraduate Research Experience," *American Society for Engineering Education Zone IV Conference*, pp. 117-131, Apr. 2015
46. T. Martinez, A. Flores-Renteria, J. Flores, J. Chun, C. Chen, H. Ryan, W. Pong, N. Ozer, H. Shahnasser, H. Mahmoodi, A. G. Enriquez, A. Cheng, K. Teh, and X. Zhang, "Engaging Community College Students in Earthquake Engineering Research on Real-Time Hybrid Simulation," *American Society for Engineering Education Zone IV Conference*, pp. 38-46, Apr. 2015
47. M. Kinsler, C. McGill, G. Rodriguez, W. Berrios, J. Chow, A. Enriquez, P. Grams, X. Zhang, H. Mahmoodi, W. Pong, and K.S. Teh "3D Printing as an Enabling Platform for Cross-Disciplinary Undergraduate Engineering Education and Research," *American Society for Engineering Education Zone IV Conference*, pp. 417-429, Apr. 2015
48. N. Ettedgui, J. Cooney, B. LaBaer, E. Frimpong, G. Szeto, A. G. Enriquez, K.S. Teh, C. Chen, H. Mahmoodi, W. Pong, H. Shanasser, and X. Zhang, "Engaging Community College Students in Engineering Research through Design and Implementation of a Cyber-Physical System for Myoelectric-Controlled Robot Car," *American Society for Engineering Education Zone IV Conference*, pp. 394-404, Apr. 2015
49. A. Enriquez, N. Langhoff, W. Pong, N. Ozer, H. Shanasser, C. Chen, H. Mahmoodi, E. Cheng, K.S. Teh, and X. Zhang, "Expanding the Community College Engineering Educational Pipeline through Collaborative Partnerships," *American Society for Engineering Education Zone IV Conference*, pp. 381-393, Apr. 2015 (**Best diversity paper award**)
50. A.G. Enriquez, W.S. Pong, N. Ozer, H. Mahmoodi, H. Jiang, C. Chen, H. Shahnasser, N.P. Rentsch, "Developing a Summer Engineering Program for Improving the Preparation and Self-Efficacy of Underrepresented Students," *American Society for Engineering Education Annual Conference and Exposition*, June 2014
51. A. R. Asmhamagari, H. Mahmoodi, T. Mohsenin, H. Homayoun, "Reconfigurable STT-NV LUT-based Functional Units to Improve Performance in General-Purpose Processors," *Great Lake Symposium on VLSI*, pp. 1-6, May 2014
52. M. Buell, N. Dababo, R. Figueroa, P. Moala, A. Enriquez, K. Bai, H. Mahmoodi, C.

Chen, K.S. Teh, H. Shahnasser, W. Pong, and H. Jiang, "Learning by Doing, a Method to Engage Underrepresented Minority Students Learning Electrical Circuits," *American Society for Engineering Education Zone IV Conference*, Apr. 2014

53. A. Robles, D. Alvarez, J. Flores, C. Htun, C. Chen, J. Enright, A. G. Enriquez, W. Pong, H. Shanasser, H. Jiang, and H. Mahmoodi, "Preparing Community College Students for Civil Engineering Profession through Design and Evaluation of a 3-Story Steel Plate Shear Wall," *American Society for Engineering Education Zone IV Conference*, Apr. 2014
54. H. Mahmoodi, H. Prado-Guerrero, N. Ettedgui, A. Koushkebaghi, R. Melgar, M. Amir, C. Chen, A. Enriquez, H. Jiang, W. Pong, and H. Shahnasser "Modeling and Implementation of Brain-Inspired Neural Network for Edge Detection and Object Recognition," *American Society for Engineering Education Zone IV Conference*, Apr. 2014
55. A. R. Ashammagari, H. Mahmoodi, H. Homayoun, "Exploiting STT-NV Technology for Reconfigurable, High Performance, Low Power, and Low Temperature Functional Unit Design," *Design, Automation & Test in Europe Conference and Exhibition (DATE)*, pp. 1-6, Mar. 2014
56. W. Pong, A. G. Enriquez, C. C. Cheng, H. Jiang, H. Mahmoodi, and H. Shahnasser, "Enhancing Research Experience among Underrepresented Community College Engineering Students through a Collaborative Research Internship Program at San Francisco State University," *Hawaii International Conference on Education*, Jan. 2014
57. A. G. Enriquez, W. S. Pong, N. Ozer, H. Mahmoodi, H. Jiang, C. Cheng, and A. S. Cheng, "Preparing Underrepresented Students for Success in Engineering: Results and Lessons Learned from Four Years of the Summer Engineering Institute," *American Society for Engineering Education Annual Conference*, June 2013
58. A. Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, H. Jiang, C. Chen, "Promoting Academic Excellence among Underrepresented Community College Engineering Students through a Summer Research Internship Program," *American Society for Engineering Education Annual Conference*, June 2013
59. C. Chen, J. DeAndreis, P. Moala, A. Robles, J. Valdovinos, Q. Zeng, A. G. Enriquez, W. Pong, H. Shanasser, H. Jiang, and H. Mahmoodi, "Integrating Earthquake Engineering into Community College Student Educational Experience through a Summer Internship," *PSW American Society for Engineering Education Conference*, Apr. 2013
60. V. Gourisetty, H. Mahmoodi, V. Melikyan, E. Babayan, R. Goldman, K. Holcomb, T. Wood, "Low Power Design Flow based on Unified Power Format and Synopsys Tool Chain," *Interdisciplinary Engineering Design Education Conference*, pp. 28-31, Mar. 2013
61. H. Mahmoodi, J. Garcia, J. Lohse, J. Paulino, H. Prado, A. Balani, S. Lakshmipuram, C. Chen, A. G. Enriquez, H. Jiang, W. Pong, and H. Shanasser, "Engaging Undergraduate Students in Nano-Scale Circuit Research using Summer Internship," *Interdisciplinary Engineering Design Education Conference*, pp. 139-143, Mar. 2013
62. J. Paulino, J. Garcia, J. Lohse, H. Prado, A. Balani, S. Lakshmipuram, C. Chen, A. G. Enriquez, H. Jiang, H. Mahmoodi, W. Pong, and H. Shanasser, "Engaging Community College Students in Research using Summer Internship on Analysis of Performance Degradation of Integrated Circuits Due to Transistor Aging Effects in Nano-Scale," *PSW American Society for Engineering Education Conference*, Apr. 2013
63. H. Jiang, J. Carrillo, A. Salguero, E. Talle, E. Raygoza, X. Leon, B. Lariviere, A. G.

Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, and C. Chen, "Engaging Underrepresented Community College Students in Engineering Research," *PSW American Society for Engineering Education Conference*, Apr. 2013

64. H. Mahmoodi, "Reliability Enhancement of Power Gating Transistor under Time Dependent Dielectric Breakdown," *IEEE/IFIP International Conference on Very Large Scale Integration*, pp. 189-194, Oct. 2012
65. A. Guar and H. Mahmoodi, "Impact of Technology Scaling on Performance of Domino Logic in Nano-Scale CMOS," *IEEE/IFIP International Conference on Very Large Scale Integration*, pp. 295-298, Oct. 2012
66. A. Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, H. Jiang, C. Chen, "Engaging Underrepresented Community College Students in Engineering: a Model of Collaboration between Two-Year and Four-Year Institutions," *American Society for Engineering Education Annual Conference*, June 2012
67. A. Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, H. Jiang, C. Chen, "Engaging Underrepresented Community College Engineering Students through the Integration of Research in Curricular Improvements," *PSW American Society for Engineering Education Conference*, Apr. 2012
68. H. Jiang, D. Carillo, A. Preciado, E. Chan, E. Raygoza, D. Lan, A. G. Enriquez, C. Chen, H. Mahmoodi, W. Pong, H. Shahnasser, "Engaging Underrepresented Community College Students in Interdisciplinary Learning and Research," *PSW American Society for Engineering Education Conference*, Apr. 2012
69. C. Chen, A. Chan, J. Paulino, M. Quiroz, J. Valdovinos, Q. Zeng, A. G. Enriquez, H. Jiang, H. Mahmoodi, W. Pong, H. Shahnasser, "Professional Development for Community College Students through Design and Seismic Evaluation of Three-Story Moment Resisting Frame," *PSW American Society for Engineering Education Conference*, Apr. 2012
70. H. Mahmoodi, A. Montoya, J. Franco, C. Rodriguez, J. Carrillo, A. Goel, C. Chen, A. G. Enriquez, H. Jiang, W. Pong, H. Shanasser, "Hands-on Teaching of Embedded Systems Design Using FPGA-Based tPad Development Kit," *Interdisciplinary Engineering Design Education Conference*, pp. 1-6, Mar. 2012
71. R. Menchaca and H. Mahmoodi, "Impact of Transistor Aging Effects on Sense Amplifier Reliability in Nano-Scale CMOS," *IEEE International Symposium on Quality Electronic Design*, pp. 342-346, Mar. 2012
72. V. Ganti and H. Mahmoodi, "Comparative Analysis of Copper and CNT Interconnects for H-Tree Clock Distribution," *IEEE International Conference on Computer Design*, pp. 447-448, Oct. 2011
73. V. G. Rao and H. Mahmoodi, "Analysis of Reliability of Flip-Flops under Transistor Aging Effects in Nano-scale CMOS Technology," *IEEE International Conference on Computer Design*, pp. 439-440, Oct. 2011
74. F. Moradi, G. Panagopoulos, G. Karakonstantis, D. Wisland, H. Mahmoodi, J.K. Madsen, and K. Roy "Multi-level wordline driver for low power SRAMs in nano-scale CMOS technology," *IEEE International Conference on Computer Design*, pp. 439-440, pp. 326-331, Oct. 2011
75. F. Moradi, T. V. Cao, D. T. Wisland, S. Aunet, and H. Mahmoodi, "Optimal Body Biasing for Maximizing Circuit Performance in 65nm CMOS Technology," *IEEE International Midwest Symposium on Circuits and Systems*, pp. 1-4, Aug. 2011
76. W. Pong, A. G. Enriquez, H. Shahnasser, C. C. Cheng, N. M. Ozer, A. S. Cheng, H. Jiang, and H. Mahmoodi, "Enhancing the Interest, Participation, and Retention of Underrepresented Students in Engineering through a Summer Engineering Institute," *American Society for Engineering Education Annual Conference*, June 2011

77. S. K. Krishnappa and H. Mahmoodi, "Comparative BTI Reliability Analysis of SRAM Cell Designs in Nano-Scale CMOS Technology," *IEEE International Symposium on Quality Electronic Design*, pp. 1-6, Mar. 2011
78. F. Moradi, C. Augustine, A. Goel, G. Karakonstantis, T. V. Cao, D. Wisland, H. Mahmoodi, and K. Roy, "Data- Dependant Sense-Amplifier Flip-Flop for Low Power Applications," *IEEE Custom Integrated Circuits Conference*, pp. 1-4, Sep. 2010
79. A. Pushkarna, S. Raghavan, and H. Mahmoodi, "Comparison of Performance Parameters of SRAM Designs in 16nm CMOS and CNTFET Technologies," *IEEE International System-on-Chip Conference*, pp. 339-342, Sep. 2010
80. A. Shah and H. Mahmoodi, "Thermal Estimation for Accurate Estimation of Impact of BTI Aging Effects on Nano-Scale SRAM Circuits," *IEEE International System-on-Chip Conference*, pp. 230-235, Sep. 2010
81. L. Liu and H. Mahmoodi, "Evaluation of Power Gating under Transistor Aging Effect Issues in 22nm CMOS Technology," *International Conference on Mixed Design of Integrated Circuits and Systems*, pp. 477-481, June 2010
82. H. Singh and H. Mahmoodi, "Analysis of SRAM Reliability under Combined Effect of NBTI, Process and Temperature Variations in Nano-Scale CMOS," *International Conference on Future Information Technology (FutureTech)*, pp. 1-4, May 2010
83. A. Pushkarna and H. Mahmoodi, "Reliability Analysis of Power Gated SRAM under Combined Effects of NBTI and PBTI in Nano-Scale CMOS," *Great Lake Symposium on VLSI*, pp. 373-376, May 2010
84. S. K. Krishnappa, H. Singh, and H. Mahmoodi, "Incorporating Effects of Process, Voltage, and Temperature Variation in BTI Model for Circuit Design," *IEEE Latin American Symposium on Circuits and Systems*, pp. 236-239, Feb. 2010
85. F. Moradi, D. Wisland, H. Mahmoodi, Y. Berg, and T. V. Cao, "New SRAM Design Using Body Bias Technique for Ultra Low Power Applications," *IEEE International Symposium on Quality Electronic Design,* pp. 468-471, Mar. 2010
86. F. Moradi, D. T. Wisland, H. Mahmoodi, T. V. Cao, "Improved Write Margin 6T-SRAM for Low Supply Voltage Applications," *IEEE International System-On-Chip Conference*, pp. 223-226, Sep. 2009
87. E. Lyons, V. Ganti, R. Goldman, V. Melikyan, and H. Mahmoodi, "Full-Custom Design Project for Digital VLSI and IC Design Courses using Synopsys Generic 90nm CMOS Library," *International Conference on Microelectronic Systems Education*, pp. 45-48, July 2009
88. F. Moradi, D. Wisland, H. Mahmoodi, T. V. Cao, and M. Zarre Dooghabadi, "Adaptive Supply Voltage Circuit using Body Biasing Technique," *International Conference on Mixed Design of Integrated Circuits and Systems,* pp. 215-219, June 2009
89. F. Moradi, D. T. Wisland, H. Mahmoodi, S. Aunet, T. V. Cao, and A. Peiravi "Ultra Low Power Full Adder Topologies," *IEEE International Symposium on Circuits and Systems*, pp. 3158-3161, May 2009
90. H. Mahmoodi and A. Jalali, "Virtual Age: Enabling Technologies and Trends," *International Conference on Information Technology: New Generations*, pp. 999-1004, April 2009
91. F. Moradi, D. T. Wisland, H. Mahmoodi, A. Peiravi, S. Aunet, and T. V. Cao, "New Subthreshold Design Concepts in 65nm CMOS Technology," *IEEE International Symposium on Quality Electronic Design,* pp. 162-166, Mar. 2009
92. A. Jalali and H. Mahmoodi, "Virtual Age: Next Wave of Change in Society," *International Conference on e-Commerce, e-Administration, e-Society, and e-Education*, pp. 1593-1605, Jan. 2009

93. F. Moradi, D. T. Wisland, T. V. Cao, A. Peiravi, and H. Mahmoodi "1-Bit Sub Threshold Full Adder in 65nm CMOS Technology" *International Conference on Microelectronics*, Dec. 2008
94. F. Moradi, D. T. Wisland, S. Aunet, H. Mahmoodi, T. V. Cao, "65nm Sub-Threshold 11T-SRAM for Ultra Low Voltage Applications," *IEEE International Systems-On-Chip Conference*, pp. 113-118, Sep. 2008
95. F. Moradi, D. T. Wisland, H. Mahmoodi, T. V. Cao, "High Speed and Leakage-Tolerant Domino Circuits for High Fan-in Applications in 70nm CMOS Technology," *International Caribbean Conference on Device, Circuits, and Systems*, pp.1-5, April 2008
96. F. Moradi, H. Mahmoodi, and H. Alimohammadi, "A Leakage-tolerant CMOS Comparator in Ultra Deep Submicron CMOS Technology," *XXII Conference on Design of Circuits and Integrated Systems*, pp. 415-418, Nov. 2007
97. S. Paul, S. Bhunia, and H. Mahmoodi, "Low-Overhead Design Technique for Calibration of Maximum Frequency at Multiple Operating Points," *IEEE International Conference on Computer Aided Design*, pp. 401-404, Nov. 2007
98. K. Kim, H. Mahmoodi, and K. Roy, "A Low-Power SRAM Using Bit-Line Charge-Recycling Technique," *International Symposium on Low Power Electronic Design*, pp. 177 – 182, Aug. 2007
99. V. Tirumalashetty and H. Mahmoodi, "Clock Gating and Negative Edge Triggering for Energy Recovery Clock," *IEEE International Symposium on Circuits and Systems,* pp. 1141-1144, May 2007
100. Rajani Kuchipudi and Hamid Mahmoodi, "Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS," *IEEE International Symposium on Quality Electronic Design*, pp. 27-32, Mar. 2007
101. J. Yeung and H. Mahmoodi, "Robust Sense Amplifier Design under Random Dopant Fluctuations in Nano-Scale CMOS Technologies," *IEEE International Systems-On-Chip Conference*, pp. 261-264, Sep. 2006
102. F. Moradi, A. Peiravi, and H. Mahmoodi "A Novel Leakage-Tolerant Domino Logic Circuit with Feedback from Footer Transistor in Ultra Deep Submicron CMOS," *IEEE International Conference on Mixed Design of Integrated Circuits and Systems*, pp. 210-213, June 2006
103. S. Mukhopadhyay, K. Kim, H. Mahmoodi, A. Datta, D. Park, and K. Roy, "Self-Repairing SRAM for Reducing parametric Failures in Nanoscaled Memory," *Symposium on VLSI Circuits*, pp. 132-133, June. 2006
104. N. Banerjee, K. Roy, H. Mahmoodi, and S. Bhunia, "Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating" *Design, Automation, and Test in Europe*, vol. 1, pp. 1 – 6, Mar. 2006
105. K. Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal, and T. Cakici, "Double-Gate SOI Devices for Low-Power and High-Performance Applications," *International Conference on VLSI Design*, pp. 8, Jan. 2006
106. A. Goel, S. Bhunia, H. Mahmoodi, and K. Roy, "Low-Overhead Design of Soft-Error-Tolerant Scan Flip-Flops with Enhanced-Scan Capability," *Asia and South Pacific Design Automation Conference,* pp. 6, Jan. 2006
107. K. Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal, and T. Cakici, "Double-Gate SOI Devices for Low-Power and High-Performance Applications," *IEEE/ACM International Conference on Computer Aided Design*, pp. 217-224, Nov. 2005
108. S. Mukhopadhyay, A. Raychowdhury, H. Mahmoodi, and K. Roy, "Leakage Current Based Stabilization Scheme for Robust Sense-Amplifier Design for Yield

Enhancement in Nano-scale SRAM," *IEEE Asian Test Symposium,* pp. 176-181, Dec. 2005

109. T. Cakici, H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Independent Gate Skewed Logic in Double-Gate SOI Technology," *IEEE International SOI Conference,* pp. 83-84, Oct. 2005
110. N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy, "Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis," *IEEE International Conference on Computer Design*, pp. 206-211, Oct. 2005
111. S. Mukhopadhayay, K. Kang, H. Mahmoodi, and K. Roy, "Reliable and Self-Repairing SRAM in Nano-scale Technologies using Leakage and Delay Monitoring," *International Test Conference*, pp. 1126-1135, Nov. 2005
112. M. Meterelliyoz, H. Mahmoodi, and K. Roy, "A Leakage Control System for Thermal Stability during Burn-In Test," *International Test Conference*, pp. 10, Nov. 2005
113. Q. Chen, S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Process Variation Tolerant Online Current Monitor for Fault Immune Systems," *IEEE International On-Line Testing Symposium*, pp. 171-176, July 2005
114. S. Bhunia, N. Banerjee, Q. Chen, H. Mahmoodi, and K. Roy, "A Novel Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating," *Design Automation Conference*, pp. 479-484, June 2005
115. M. Cooke, H. Mahmoodi, Q. Chen, and K. Roy, "Energy Recovery Clocked Dynamic Logic," *Great Lake Symposium on VLSI*, pp. 468 – 471, Apr. 2005
116. F. Moradi, H. Mahmoodi, and A. Peiravi "A High Speed and Leakage-Tolerant Domino Logic for High Fan-in Gates," *Great Lake Symposium on VLSI*, pp. 478-481, Apr. 2005
117. A. Ghadiri and H. Mahmoodi, "Pre-capturing Static Pulsed Flip-Flops," *IEEE International Symposium on Circuits and Systems*, pp. 2421-2424, May 2005
118. Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, "Modeling and Testing of SRAM for New Failure Mechanisms due to Process Variations in Nanoscale CMOS," *IEEE VLSI Test Symposium*, pp. 292-297, May 2005
119. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application," *Design, Automation, and Test in Europe*, pp. 1136-1141, Mar. 2005
120. S. Bhunia, H. Mahmoodi, and K. Roy, "Power Reduction in Test-Per-Scan BIST with Supply Gating and Efficient Scan Partitioning," *IEEE International Symposium on Quality Electronic Design*, pp. 453-458, Mar. 2005
121. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Design of High Performance Sense Amplifier Using Independent Gate Control in Sub-50nm Double-Gate MOSFET," *IEEE International Symposium on Quality Electronic Design*, pp. 490-495, Mar. 2005
122. A. Ghadiri and H. Mahmoodi, "Dual-Edge Triggered Static Pulsed Flip-Flops," *International Conference on VLSI Design*, pp. 846-849, Jan. 2005
123. F. Moradi, A. Peiravi, and H. Mahmoodi, "A New Leakage-Tolerant Design for High Fan-in Domino Gates," *International Conference on Microelectronics*, pp. 493-496, Dec. 2004
124. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Statistical Design and Optimization of SRAM Cell for Yield Enhancement," *IEEE/ACM International Conference on Computer Aided Design*, pp. 10-13, Nov. 2004
125. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nanoscaled CMOS Circuits,"

IEEE Custom Integrated Circuits Conference, pp. 17-20, Oct. 2004

126. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "High Performance and Low Power Domino Logic Using Independent Gate Control in Double-Gate SOI MOSFETs," *IEEE International SOI Conference*, pp. 67-68, Oct. 2004
127. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "A Novel Low-Power Scan Design Technique Using Supply Gating," *IEEE International Conference on Computer Design*, pp. 60-65, Oct. 2004 (**Best paper award**)
128. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "First Level Hold: A Novel Low-Overhead Delay Fault Testing Technique," *IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, pp. 314-315, Oct. 2004
129. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Modeling and Estimation of Failure Probability due to Parameter Variations in Nanoscale SRAMs for Yield Enhancement," *Symposium on VLSI Circuits*, pp. 64-67, June 2004
130. H. Mahmoodi and K. Roy, "Data-Retention Flip-Flops for Power-Down Applications," *IEEE International Symposium on Circuits and Systems*, vol. 2, pp. 677-680, May 2004
131. H. Mahmoodi and K. Roy, "Dual-Edge Triggered Level Converting Flip-Flops," *IEEE International Symposium on Circuits and Systems*, vol. 2, pp. 661-664, May 2004
132. Y. Wang, H. Mahmoodi, L. Chiou, H. Choo, J. Park, W. Jeong, and K. Roy "Hardware Architecture and VLSI Implementation of a Low-Power High-Performance Polyphase Channelizer with Applications to Subband Adaptive Filtering," *IEEE International Conference on Acoustics, Speech, and Signal Processing*, vol. 5, pp. 97-100, May 2004
133. A. Ghadiri and H. Mahmoodi, "Comparative Energy and Delay of Energy Recovery and Square Wave Clock flip-Flops for High-Performance and Low-Power Applications," *International Conference on Microelectronics*, pp. 89–92, Dec. 2003
134. H. Mahmoodi and K. Roy, "A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style," *IEEE International Systems-On-Chip Conference*, pp. 117-120, Sep. 2003
135. M. Cooke, H. Mahmoodi, and K. Roy, "Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications," *International Symposium on Low Power Electronic Design*, pp. 54-59, Aug. 2003
136. K. Roy, H. Mahmoodi, S. Mukhopadhyay, "Leakage control for Deep Submicron Circuits," *SPIE's First International Symposium on Microtechnologies for the New Millennium*, vol. 5117, pp. 135-146, May 2003
137. S. Mukhopadhyay, H. Mahmoodi, C. Neau, K. Roy, "Leakage in Nanometer Scale CMOS Circuits," *International Symposium on VLSI Technology, Systems, and Applications*, pp. 307–312, Apr. 2003
138. H. Mahmoodi and K. Roy, "Self-precharging flip-flop (SPFF): a new level converting flip-flop," *European Solid-State Circuits Conference*, pp. 407-410, Sep. 2002
139. J. Park, W. Jeong, H. Choo, H. Mahmoodi, Y. Wang, and K. Roy "High performance and low power FIR filter design based on sharing multiplication," *International Symposium on Low Power Electronic Design*, pp. 295–300, Aug. 2002
140. H. Mahmoodi and A. Afzali-Kusha, "Efficient Power Clock generation for Adiabatic Logic", *IEEE International Symposium on Circuits and Systems*, vol. 4, pp. 642-645, May 2001
141. H. Mahmoodi and A. Afzali-Kusha, "Low-Power Low-Noise Adder Design with Pass-transistor Adiabatic Logic", *International Conference on Microelectronics*,

pp. 61–64, Nov. 2000

142. H. Mahmoodi, A. Afzali-Kusha and M. Nourani, "Efficiency of Adiabatic Logic for Low-Power, Low-Noise VLSI", *IEEE Midwest Symposium on Circuits and Systems*, vol. 1, pp. 324-327, Aug. 2000

Miscellaneous:

1. H. Mahmoodi "Low Power, Robust, and High Performance Circuit Design in Nano-Scale CMOS," PhD Dissertation, Purdue University, Aug. 2005
2. K. Roy, H. Mahmoodi, and S. Mukhopadhyay, "Leakage Current in Scaled CMOS: Mechanisms and Reduction Techniques," the *SRC Cavin's Corner*, http://www.src.org, Aug. 2003
3. H. Mahmoodi "Low-Power Design of Digital Systems Based on Adiabatic Switching Principles," M.S. Thesis, University of Tehran, Sep. 2000

PATENTS

1. *Apparatus and Methods for Determining Memory Device Faults*, Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,548,473 on June 16, 2009 (**Received Inventor Recognition Award by SRC**)
2. *Self Repairing Technique in Nano-Scale SRAM to Reduce Parametric Failures,* S. Mukhopadhyay, H. Mahmoodi, K. Kim, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,508,697 on Mar. 24, 2009 (**Received Inventor Recognition Award by SRC**)
3. *Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating*, S. Bhunia, N. Banerjee, H. Mahmoodi, Q. Chen, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,454,738 on Nov. 18, 2008
4. *Low Power Scan Design and Delay Fault Testing Technique Using First Level Supply Gating*, S. Bhunia, H. Mahmoodi, S. Mukhopadhyay, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,319,343 on Jan. 15, 2008
5. *Sense Amplifier Circuit,* S. Mukhopadhyay, H. Mahmoodi, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,304,903 on Dec. 4, 2007

GRANTS AND CONTRACTS

1. Synopsys Charles Babbage University Grant Extension (2-year EDA Tools license ($3,000) and unlimited Training Sessions ($1,950 per student per session)), Project: SFSU-Synopsys Collaboration, Role: PI, Funded by *Synopsys Inc.*, Sep. 2016 - Sep. 2018
2. Major Research Instrumentation (MRI) grant ($268,577), Project: Acquisition of a Microwave Vector Analyzer to Enhance Research and Student Research Training in Engineering and Physics at SFSU, Role: Co-PI, funded by *National Science Foundation (NSF)*, Sep. 2015 – Sep. 2018
3. Collaborative research grant ($300,000 total, SFSU share: $60,308), Project: Hybrid Spin Transfer Torque-CMOS Technology, Role: PI from SFSU, Funded by *Defense Advanced Research Project Agency (DARPA)*, July 2015- July 2016
4. CSUPERB grant ($15,000), Project: Hardware-Software Co-Design Platform for Efficient Brain Modeling Research, Role: PI, Funded by *CSU Program for Education and Research in Biotechnology (CSUPERB),* May 2015 – Oct 2016
5. Workshop grant ($25,000), Project: Organizing a Workshop on Civic Technology and Smart Cities, Role: Co-PI, Funded by *Microsoft*, Dec. 2014 – Dec. 2015
6. Synopsys Charles Babbage University Grant Extension (2-year EDA Tools license

($3,000) and unlimited Training Sessions ($1,950 per student per session)), Project: SFSU-Synopsys Collaboration, Role: PI, Funded by *Synopsys Inc.*, Sep. 2014 - Sep. 2016

7. Workforce Innovation Fund Grant ($300,000), Project: Internship and Project Based Learning for SFSU Computer Science and Engineering Students, Role: Co-PI, Funded by *SF City Office of Economic and Workforce Development (OEWD)*, Jan. 2013- June 2015
8. Synopsys Charles Babbage University Grant Extension (2-year EDA Tools license ($3,000) and unlimited Training Sessions ($1,950 per student per session)), Project: SFSU-Synopsys Collaboration, Role: PI, Funded by *Synopsys Inc.*, Sep. 2012 - Sep. 2014
9. Altera FPGA Board Donation (10 DE2-115 tpad boards valued at $4,990), Project: Enhancing Digital System Design Lab, Role: PI, Funded by *Altera Inc.*, April 2012 – April 2013
10. Major Research Instrumentation (MRI) grant ($246,454), Project: Acquisition of a State-of-the-Art Servohydraulic Structure Test System to Enhance Engineering Research and Research Education at San Francisco State University, Role: Co-PI, funded by *National Science Foundation (NSF)*, Sep. 2011 – Sep. 2014
11. Major Research Instrumentation (MRI) grant ($262,634.00), Project: Acquisition of a Temperature-controlled Probe Station and Semiconductor Parameter Analyzer to Enhance Research and Research Training in Engineering and Physics at SFSU, Role: PI, funded by *National Science Foundation (NSF)*, Sep. 2010
12. Curriculum Improvement Partnership Award for the Integration of Research into the Undergraduate Curriculum (CIPAIR) ($150,000), Project: Creating Opportunities for Minorities in Engineering, Technology, and Science, Role: Co-PI, funded by *National Aeronautics and Space Administration (NASA)*, Sep. 2010
13. Charles Babbage University Grant ($26,500), Project: Curriculum Development and Research Based on Synopsys EDA tools at SFSU, Role: PI, funded by *Synopsys Inc.*, Jan. 2010
14. S-STEM: Scholarships in SCI, TECH, ENG, and MATH proposal ($598,840), Project: Scholarship for Success in Engineering Excellence, Role: Co-PI, funded by *National Science Foundation (NSF)*, April 2009
15. CIS User grant from Stanford Nanofabrication Facility ($5,000), Project: Non-Volatile memory on Flexible Substrate, Role: PI, Oct. 2008
16. Synopsys CAD Tools Training Session donation, ($5,400), Project: SFSU-Synopsys Collaboration, Role: PI, Jan-Apr. 2008
17. Synopsys CAD Tools license donation, ($3,000), Project: SFSU-Synopsys Collaboration, Role: PI, Sep. 2008
18. IBM 65nm CMOS Process Design Kit and chip fabrication donation ($50,000 estimated value), Project: Fault Tolerant Computing Architecture for Nano-Scale CMOS, Role: PI, April 2008
19. SFSU mini-grant ($5,000), Project: Low Power Design of Digital Systems Using Energy Recovery Clocking and Clock Gating, Role: PI, Nov. 2005

TEACHING & RESEARCH ADVISING EXPERIENCES

- Courses taught at San Francisco State University:

ENGR 212: Introduction to Unix/Linus for Engineers, ENGR 356: Basic Computer Architecture, ENGR 357: Basic Digital Lab, ENGR 378: Digital System Design, ENGR 453: Digital IC Design, ENGR 478: Design with Microprocessors, ENGR 696/697: Engineering Design project, ENGR 699: Independent Study, ENGR 844: Embedded

Systems, ENGR 848: Digital VLSI Design, ENGR 850: Digital Design Verification, ENGR 852: Advanced Digital Design, ENGR 856: Nano-Scale Circuits and Systems, ENGR895: Applied Research Project, ENGR 897: Research, ENGR 898: Thesis, ENGR 899: Special Study

- As committee chair, supervised more than 100 M.S. students who have landed jobs at companies (Intel, Synopsys, Broadcom, Qualcomm, Cisco, SanDisk, HP, Symantec) or entered PhD programs (University of Minnesota, University of California Irvine, Drexel University, University of California Santa Cruz, University of Tokyo)

PROFESSIONAL ACTIVITIES & MEMBERSHIPS

- Reviewing papers for the following journals and conferences:
  1. IEEE Transactions on Very Large Scale Integration Systems (TVLSI)
  2. IEEE Transactions on Computer Aided Design (TCAD)
  3. IEEE Transactions on Nanotechnology
  4. ACM Journal of Emerging Technologies in Computing Systems
  5. IEEE Transactions on Circuits and Systems I (TCAS)
  6. Journal of Electronic Testing: Theory and Applications
  7. Elsevier Integration VLSI Journal
  8. Elsevier Microelectronics Journal
  9. International Symposium on Quality Electronic Design (ISQED)
  10. International Symposium on Low Power Electronics and Design (ISLPED)
  11. IEEE International Symposium on Circuits and Systems (ISCAS)
  12. IEE Electronics Letters
  13. IEE Proceedings Circuits, Devices & Systems
- NSF Proposal Review:
  1. Reviewer for NSF Partnership for International Research and Education program, Jan. 2015
  2. Panelist to review proposals submitted for Major Research Instrumentation grants in the NSF Division of Electrical, communications and Cybersystems, April 2013
  3. Panelist to review proposals submitted for NSF Nanotechnology Undergraduate Education (NUE) in Engineering, June 2012
  4. Panelist to review proposals submitted for Major Research Instrumentation grants in the NSF Division of Electrical, communications and Cybersystems, March 2012
  5. Panelist to review proposals submitted in the Division of Electrical, Communications and Cybersystems at NSF, May 2007
- Technical program committee member of *International Symposium on Quality Electronic Design*, 2006-2015
- Technical program committee member and co-chair of *Workshop on Civic Technology and Smart Cities*, 2015
- Technical program committee member of *International Symposium on Low Power Electronics and Design*, 2009 - 2013
- Local arrangement chair for hosting technical program committee meeting of *International Symposium on Low Power Electronics and Design*, 2011 and 2013
- Session Chair in *Interdisciplinary Engineering Design Education Conference*, Mar. 2013
- Session Chair in *Design Automation Conference*, June 2012
- Session Chair in *International Symposium on Quality Electronic Design*, Mar. 2012
- Session Chair in *International Symposium on Quality Electronic Design*, Mar. 2011
- Member of Curriculum Advisor Board of Synopsys University Program, 2010-present
- Member of the *Institute of Electrical and Electronics Engineers (IEEE)*, 2000- present

- Program Committee Member of *International Microelectronics Olympiad of Armenia*, 2010 - present
- Technical program committee member of *IEEE Custom Integrated Circuit Conference*, 2005-2008
- Executive committee member of IEEE San Francisco Section, 2007-2008